



**MICROCHIP**

**PIC24FJ256GA110 FAMILY**

---

---

**PIC24FJ256GA110 Family Data Sheet Errata**

---

---

**Clarifications/Corrections to the Data Sheet:**

In the Device Data Sheet (DS39905B), the following clarifications and corrections should be noted. Any silicon issues related to the PIC24FJ256GA110 family will be reported in a separate silicon errata. Please check the Microchip web site for any existing issues.

**1. Module: Electrical Characteristics**

The following tables are changed with the new or modified values shown in bold text:

- Table 27-4:  
DC Characteristics: Operating Current ( $I_{DD}$ )
- Table 27-5:  
DC Characteristics: Idle Current ( $i_{IDLE}$ )
- Table 27-6:  
DC Characteristics: Power-Down Current ( $I_{PD}$ )

# PIC24FJ256GA110 FAMILY

**TABLE 27-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)**

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial		
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions	
<b>Operating Current (IDD)<sup>(2)</sup></b>					
DC20	0.83	1.2	mA	-40°C	2.0V <sup>(3)</sup>  1 MIPS
DC20a	0.83	1.2	mA	+25°C	
DC20b	0.83	1.2	mA	+85°C	
DC20d	1.1	1.7	mA	-40°C	
DC20e	1.1	1.7	mA	+25°C	
DC20f	1.1	1.7	mA	+85°C	
DC23	3.3	4.5	mA	-40°C	2.0V <sup>(3)</sup>  4 MIPS
DC23a	3.3	4.5	mA	+25°C	
DC23b	3.3	4.6	mA	+85°C	
DC23d	4.3	6.0	mA	-40°C	
DC23e	4.3	6.0	mA	+25°C	
DC23f	4.3	6.0	mA	+85°C	
DC24	18.2	24.0	mA	-40°C	2.5V <sup>(3)</sup>  16 MIPS
DC24a	18.2	24.0	mA	+25°C	
DC24b	18.2	24.0	mA	+85°C	
DC24d	18.2	24.0	mA	-40°C	
DC24e	18.2	24.0	mA	+25°C	
DC24f	18.2	24.0	mA	+85°C	
DC31	15.0	35.0	μA	-40°C	2.0V <sup>(3)</sup>  LPRC (31 kHz)
DC31a	15.0	35.0	μA	+25°C	
DC31b	20.0	50.0	μA	+85°C	
DC31d	57.0	75.0	μA	-40°C	
DC31e	57.0	75.0	μA	+25°C	
DC31f	95.0	124.0	μA	+85°C	

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.
- 3:** On-chip voltage regulator disabled (ENVREG tied to VSS).
- 4:** On-chip voltage regulator enabled (ENVREG tied to VDD), Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

# PIC24FJ256GA110 FAMILY

**TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IDLE)**

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial		
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions	
<b>Idle Current (IDLE)<sup>(2)</sup></b>					
DC40	220	<b>310</b>	$\mu\text{A}$	$-40^{\circ}\text{C}$	2.0V <sup>(3)</sup>  1 MIPS
DC40a	220	<b>310</b>	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC40b	220	<b>310</b>	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC40d	300	390	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC40e	300	390	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC40f	320	420	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC43	0.85	1.1	$\text{mA}$	$-40^{\circ}\text{C}$	2.0V <sup>(3)</sup>  4 MIPS
DC43a	0.85	1.1	$\text{mA}$	$+25^{\circ}\text{C}$	
DC43b	0.87	1.2	$\text{mA}$	$+85^{\circ}\text{C}$	
DC43d	1.1	1.4	$\text{mA}$	$-40^{\circ}\text{C}$	
DC43e	1.1	1.4	$\text{mA}$	$+25^{\circ}\text{C}$	
DC43f	1.1	1.4	$\text{mA}$	$+85^{\circ}\text{C}$	
DC47	4.4	5.6	$\text{mA}$	$-40^{\circ}\text{C}$	2.5V <sup>(3)</sup>  16 MIPS
DC47a	4.4	5.6	$\text{mA}$	$+25^{\circ}\text{C}$	
DC47b	4.4	5.6	$\text{mA}$	$+85^{\circ}\text{C}$	
DC47c	4.4	5.6	$\text{mA}$	$-40^{\circ}\text{C}$	
DC47d	4.4	5.6	$\text{mA}$	$+25^{\circ}\text{C}$	
DC47e	4.4	5.6	$\text{mA}$	$+85^{\circ}\text{C}$	
DC50	1.1	1.4	$\text{mA}$	$-40^{\circ}\text{C}$	2.0V <sup>(3)</sup>  FRC (4 MIPS)
DC50a	1.1	1.4	$\text{mA}$	$+25^{\circ}\text{C}$	
DC50b	1.1	1.4	$\text{mA}$	$+85^{\circ}\text{C}$	
DC50d	1.4	1.8	$\text{mA}$	$-40^{\circ}\text{C}$	
DC50e	1.4	1.8	$\text{mA}$	$+25^{\circ}\text{C}$	
DC50f	1.4	1.8	$\text{mA}$	$+85^{\circ}\text{C}$	
DC51	4.3	6.0	$\mu\text{A}$	$-40^{\circ}\text{C}$	2.0V <sup>(3)</sup>  LPRC (31 kHz)
DC51a	4.5	6.0	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC51b	<b>10.0</b>	25	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC51d	<b>44.0</b>	<b>60.0</b>	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC51e	44.0	60.0	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC51f	70.0	<b>115.0</b>	$\mu\text{A}$	$+85^{\circ}\text{C}$	

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** Base IDLE current is measured with core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

**3:** On-chip voltage regulator disabled (ENVREG tied to Vss).

**4:** On-chip voltage regulator enabled (ENVREG tied to VDD), Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

# PIC24FJ256GA110 FAMILY

**TABLE 27-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)**

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial		
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions	
<b>Power-Down Current (IPD)<sup>(2)</sup></b>					
DC60	0.1	1.0	$\mu\text{A}$	$-40^{\circ}\text{C}$	Base Power-Down Current <sup>(5)</sup>
DC60a	0.15	1.0	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC60b	3.7	18.0	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC60c	0.2	<b>1.4</b>	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC60d	0.25	<b>1.4</b>	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC60e	4.2	27.0	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC60f	3.6	<b>10.0</b>	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC60g	4.0	10.0	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC60h	11.0	36.0	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC61	1.75	3	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC61a	1.75	3	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC61b	1.75	3	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC61c	2.4	4	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC61d	2.4	4	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC61e	2.4	4	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC61f	2.8	5	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC61g	2.8	5	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC61h	2.8	5	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC62	2.5	7.0	$\mu\text{A}$	$-40^{\circ}\text{C}$	RTCC + Timer1 w/32 kHz Crystal: $\Delta I_{\text{RTCC}} + \Delta I_{\text{T132}}$ <sup>(5)</sup>
DC62a	2.5	7.0	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC62b	3.0	7.0	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC62c	2.8	7.0	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC62d	3.0	7.0	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC62e	3.0	7.0	$\mu\text{A}$	$+85^{\circ}\text{C}$	
DC62f	3.5	10.0	$\mu\text{A}$	$-40^{\circ}\text{C}$	
DC62g	3.5	10.0	$\mu\text{A}$	$+25^{\circ}\text{C}$	
DC62h	4.0	10.0	$\mu\text{A}$	$+85^{\circ}\text{C}$	

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.

**3:** On-chip voltage regulator disabled (ENVREG tied to VSS).

**4:** On-chip voltage regulator enabled (ENVREG tied to VDD), Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

**5:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

# PIC24FJ256GA110 FAMILY

## 2. Module: Electrical Specifications

DC specification, BO10, for the device Brown-out Reset voltage (VBOR), has been added to Table 27-3 of the device data sheet. It is shown in **bold** below (bold text from original table removed for clarity).

## 3. Module: Electrical Specifications

The DC specification for the Internal Reference Band Gap Voltage, VBG, has been added to Table 27-10 of the device data sheet. It is shown in **bold** below (bold text from original table removed for clarity).

**TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
Operating Voltage							
DC10	Supply Voltage						
	VDD		2.2	—	3.6	V	Regulator enabled
	VDD		VDDCORE	—	3.6	V	Regulator disabled
	VDDCORE		2.0	—	2.75	V	Regulator disabled
DC12	VDR	RAM Data Retention Voltage <sup>(2)</sup>	1.5	—	—	V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	—	VSS	—	V	
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.5	—	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms
<b>BO10</b>	<b>VBOR</b>	<b>Brown-out Reset Voltage</b>	—	<b>2.05</b>	—	<b>V</b>	

**Note 1:** Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** This is the limit to which VDD can be lowered without losing RAM data.

**TABLE 27-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS**

Operating Conditions: $-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$ (unless otherwise stated)							
Param No.	Symbol	Characteristics	Min	Typ	Max	Units	Comments
	VRGOUT	Regulator Output Voltage	—	2.5	—	V	
	<b>VBG</b>	<b>Internal Band Gap Reference</b>	—	<b>1.2</b>	—	<b>V</b>	
	CEFC	External Filter Capacitor Value	4.7	10	—	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.
	TVREG		—	50	—	μs	ENVREG tied to VDD
	TPWRT		—	64	—	ms	ENVREG tied to VSS

# PIC24FJ256GA110 FAMILY

---

## 4. Module: Pin Diagrams

In the 64-pin device pin diagram on page 2, the reference to SCK1 on pin 35 is deleted. The correct complete designation for this pin is "RPI45/INT0/CN72/RF6".

The SCK1 function is available only through Peripheral Pin Select (PPS), and is not permanently multiplexed to any one pin on this device.

## 5. Module: Memory Organization (SFR Space)

In Table 3-5 of the device data sheet (Interrupt Controller Register Map), bits 4 and 3 of INTCON2 are incorrectly shown as unimplemented. These positions are actually implemented as INT4EP and INT3EP, respectively.

An amended partial version of the table with the correct footnote is shown in Table 3-5 (additions in **bold**).

## 6. Module: Memory Organization (SFR Space)

In Table 3-18 of the device data sheet (PORTG Register Map), the footnote references on the Bit 1 and Bit 0 columns are incorrect. These bits, and their corresponding I/O channels, are actually available on 80-pin devices.

An amended version of the table with the correct footnote is shown in Table 3-18 (additions and changes in **bold**).

**TABLE 3-5: INTERRUPT CONTROLLER REGISTER MAP (PARTIAL REPRESENTATION)**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	—	—	—	—	—	—	—	—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	—	—	—	—	—	—	—	—	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 3-18: PORTG REGISTER MAP**

File Name	Addr	Bit 15 <sup>(1)</sup>	Bit 14 <sup>(1)</sup>	Bit 13 <sup>(1)</sup>	Bit 12 <sup>(1)</sup>	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 <sup>(2)</sup>	Bit 0 <sup>(2)</sup>	All Resets
TRISG	02F0	TRISG15	TRISG14	TRISG13	TRISG12	—	—	TRISG9	TRISG8	TRISG7	TRISG6	—	—	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02F2	RG15	RG14	RG13	RG12	—	—	RG9	RG8	RG7	RG6	—	—	RG3	RG2	RG1	RG0	xxxx
LATG	02F4	LATG15	LATG14	LATG13	LATG12	—	—	LATG9	LATG8	LATG7	LATG6	—	—	LATG3	LATG2	LATG1	LATG0	xxxx
ODCG	02F6	ODG15	ODG14	ODG13	ODG12	—	—	ODG9	ODG8	ODG7	ODG6	—	—	ODG3	ODG2	ODG1	ODG0	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

**Note 1:** Bits unimplemented in 64-pin and 80-pin devices; read as '0'.

**Note 2:** Bits unimplemented in 64-pin devices; read as '0'.

# PIC24FJ256GA110 FAMILY

## 7. Module: Interrupt Controller

In Register 6-4 (INTCON2), bits 4 and 3 of INTCON2, currently shown as unimplemented, are in fact implemented as INT4EP and INT3EP, respectively.

An amended partial version of this register is shown below (changes in **bold**).

## 8. Module: Timer2/3 and Timer4/5

In the bulleted list in the 3rd paragraph of **Section 11.0 “Timer2/3 and Timer4/5”**, it is stated that the ADC event trigger is only associated with Timer4/5. In fact, the trigger is only associated with Timer2/3. This is correctly noted in all other occurrences in the chapter.

### REGISTER 6-4: INTCON2: INTERRUPT CONTROL REGISTER 2 (PARTIAL REPRESENTATION)

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	<b>R/W-0</b>	<b>R/W-0</b>	R/W-0	R/W-0	R/W-0
—	—	—	<b>INT4EP</b>	<b>INT3EP</b>	INT2EP	INT1EP	INT0EP
bit 7							bit 0

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 13-5 Unimplemented: Read as '0'

**bit 4 INT4EP: External Interrupt 4 Edge Detect Polarity Select bit**

1 = Interrupt on negative edge

0 = Interrupt on positive edge

**bit 3 INT3EP: External Interrupt 3 Edge Detect Polarity Select bit**

1 = Interrupt on negative edge

0 = Interrupt on positive edge

# PIC24FJ256GA110 FAMILY

---

## 9. Module: 10-Bit High-Speed A/D Converter

In Register 20-1 (AD1CON1), the descriptions provided for the various combinations of the SSRC<2:0> bits (ADCON1<7:5>) are incorrect. Specifically, while the number and type of trigger sources are reported correctly, several are associated with the wrong bit combinations.

The correct order of trigger sources is listed below (changes in **bold**).

## 10. Module: Special Features

In Register 24-3 (CW3), the explanatory text with Configuration bits, WPFP<8:0> (CW3<8:0>), is changed to agree with the text of **Section 24.4.2 “Code Segment Protection”**. The new register text is as follows (change in **bold**):

“Designates the **512-byte** program code page that is the boundary of the protected code segment, starting with Page 0 at the bottom of program memory.”

## REGISTER 20-1: AD1CON1: A/D CONTROL REGISTER 1 (PARTIAL REPRESENTATION)

bit 7-5	SSRC2:SSRC0: Conversion Trigger Source Select bits
	111 = Internal counter ends sampling and starts conversion (auto-convert)
	110 = <b>CTMU event ends sampling and starts conversion</b>
	101 = Reserved
	100 = <b>Timer5 compare ends sampling and starts conversion</b>
	011 = <b>Reserved</b>
	010 = Timer3 compare ends sampling and starts conversion
	001 = Active transition on INT0 pin ends sampling and starts conversion
	000 = Clearing SAMP bit ends sampling and starts conversion

# PIC24FJ256GA110 FAMILY

---

## REVISION HISTORY

### Rev A Document (7/2008)

Initial release of this data sheet errata. Includes Data Sheet Clarification 1 (Electrical Characteristics).

### Rev B Document (1/2009)

Added Data Sheet Clarifications 2-3 (Electrical Characteristics), 4 (Pin Diagrams), 5-6 (Memory Organization), 7 (Interrupt Controller), 8 (Timer2/3 and Timer4/5), 9 (10-Bit High-Speed A/D Converter) and 10 (Special Features).

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2002 ==**

*Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



---

---

## WORLDWIDE SALES AND SERVICE

---

---

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://support.microchip.com>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Kokomo**  
Kokomo, IN  
Tel: 765-864-8360  
Fax: 765-864-8387

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4080

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Yokohama**  
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-572-9526  
Fax: 886-3-572-6459

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-536-4803

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820