

### FEATURES

- 14-bit resolution with no missing codes**
- 8-channel multiplexer with choice of inputs**
  - Unipolar single-ended
  - Differential (GND sense)
  - Pseudobipolar
- Throughput: 250 kSPS**
- INL/DNL:  $\pm 0.5/\pm 0.25$  LSB typical**
- SINAD: 85 dB @ 20 kHz**
- THD:  $-100$  dB @ 20 kHz**
- Analog input range: 0 V to  $V_{REF}$  with  $V_{REF}$  up to VDD**
- Multiple reference types**
  - Internal selectable 2.5 V or 4.096 V
  - External buffered (up to 4.096 V)
  - External (up to VDD)
- Internal temperature sensor (TEMP)**
- Channel sequencer, selectable 1-pole filter, busy indicator**
- No pipeline delay, SAR architecture**
- Single-supply 2.3 V to 5.5 V operation with 1.8 V to 5.5 V logic interface**
- Serial interface compatible with SPI, MICROWIRE, QSPI, and DSP**
- Power dissipation**
  - 2.9 mW @ 2.5 V/200 kSPS
  - 10.8 mW @ 5 V/250 kSPS
- Standby current: 50 nA**
- 20-lead 4 mm  $\times$  4 mm LFCSP package**
- Supports defense and aerospace applications (AQEC standard)**
- Military temperature range ( $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ )**
- Controlled manufacturing baseline**
- Enhanced product change notification**
- Qualification data available on request**

### APPLICATIONS

- Multichannel system monitoring
- Battery-powered equipment
- Medical instruments: ECG/EKG
- Mobile communications: GPS
- Power line monitoring
- Data acquisition
- Seismic data acquisition systems
- Instrumentation
- Process control

### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. Multichannel 14-/16-Bit PuISAR<sup>®</sup> ADCs

Type	Channels	250 kSPS	500 kSPS	ADC Driver
14-Bit	8	<a href="#">AD7949</a>		<a href="#">ADA4841-x</a>
16-Bit	4	<a href="#">AD7682</a>		<a href="#">ADA4841-x</a>
16-Bit	8	<a href="#">AD7689</a>	<a href="#">AD7699</a>	<a href="#">ADA4841-x</a>

### GENERAL DESCRIPTION

The AD7949-EP is an 8-channel, 14-bit, charge redistribution successive approximation register (SAR) analog-to-digital converter (ADC) that operates from a single power supply, VDD.

The AD7949-EP contains all components for use in a multichannel, low power data acquisition system, including a true 14-bit SAR ADC with no missing codes; an 8-channel, low crosstalk multiplexer that is useful for configuring the inputs as single-ended (with or without ground sense), differential, or bipolar; an internal low drift reference (selectable 2.5 V or 4.096 V) and buffer; a temperature sensor; a selectable one-pole filter; and a sequencer that is useful when channels are continuously scanned in order.

The AD7949-EP uses a simple SPI interface for writing to the configuration register and receiving conversion results. The SPI interface uses a separate supply, VIO, which is set to the host logic level. Power dissipation scales with throughput.

The AD7949-EP is housed in a tiny 20-lead LFCSP with operation specified from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Full details about this enhanced product are available in the AD7949 data sheet, which should be consulted in conjunction with this data sheet.

## TABLE OF CONTENTS

Features .....	1	Absolute Maximum Ratings .....	7
Applications.....	1	ESD Caution.....	7
Functional Block Diagram .....	1	Pin Configuration and Function Descriptions.....	8
General Description .....	1	Typical Performance Characteristics .....	9
Revision History .....	2	Outline Dimensions .....	12
Specifications.....	3	Ordering Guide .....	12
Timing Specifications .....	5		

## REVISION HISTORY

4/11—Revision 0: Initial Version

## SPECIFICATIONS

VDD = 2.3 V to 5.5 V, VIO = 1.8 V to VDD, VREF = VDD, all specifications –55 °C to +125 °C, unless otherwise noted.

Table 2.

Parameter	Conditions/Comments	Min	Typ	Max	Unit
RESOLUTION		14			Bits
ANALOG INPUT					
Voltage Range	Unipolar mode	0		+VREF	V
	Bipolar mode	–VREF/2		+VREF/2	V
Absolute Input Voltage	Positive input, unipolar and bipolar modes	–0.1		VREF + 0.1	V
	Negative or COM input, unipolar mode	–0.1		+0.1	V
	Negative or COM input, bipolar mode	VREF/2 – 0.1	VREF/2	VREF/2 + 0.1	V
Analog Input CMRR	fIN = 250 kHz		68		dB
Leakage Current at 25°C	Acquisition phase		1		nA
Input Impedance <sup>1</sup>					nA
THROUGHPUT					
Conversion Rate					
Full Bandwidth <sup>2</sup>	VDD = 4.5 V to 5.5 V	0		250	kSPS
	VDD = 2.3 V to 4.5 V	0		200	kSPS
¼ Bandwidth <sup>2</sup>	VDD = 4.5 V to 5.5 V	0		62.5	kSPS
	VDD = 2.3 V to 4.5 V	0		50	kSPS
Transient Response	Full-scale step, full bandwidth			1.8	µs
	Full-scale step, ¼ bandwidth			14.5	µs
ACCURACY					
No Missing Codes		14			Bits
Integral Linearity Error		–1	±0.5	+1	LSB <sup>3</sup>
Differential Linearity Error		–1	±0.25	+1	LSB
Transition Noise	REF = VDD = 5 V		0.1		LSB
Gain Error <sup>4</sup>		–5	±0.5	+5	LSB
Gain Error Match		–1	±0.2	+1	LSB
Gain Error Temperature Drift			±1		ppm/°C
Offset Error <sup>4</sup>			±0.5		LSB
Offset Error Match		–1	±0.2	+1	LSB
Offset Error Temperature Drift			±1		ppm/°C
Power Supply Sensitivity	VDD = 5 V ± 5%		±0.2		LSB
AC ACCURACY <sup>5</sup>					
Dynamic Range			85.6		dB <sup>6</sup>
Signal-to-Noise	fIN = 20 kHz, VREF = 5 V	84.5	85.5		dB
	fIN = 20 kHz, VREF = 4.096 V internal REF		85		dB
	fIN = 20 kHz, VREF = 2.5 V internal REF		84		dB
SINAD	fIN = 20 kHz, VREF = 5 V	84	85		dB
	fIN = 20 kHz, VREF = 5 V, –60 dB input		33.5		dB
	fIN = 20 kHz, VREF = 4.096 V internal REF		85		dB
	fIN = 20 kHz, VREF = 2.5 V internal REF		84		dB
Total Harmonic Distortion	fIN = 20 kHz		–100		dB
Spurious-Free Dynamic Range	fIN = 20 kHz		108		dB
Channel-to-Channel Crosstalk	fIN = 100 kHz on adjacent channel(s)		–125		dB
SAMPLING DYNAMICS					
–3 dB Input Bandwidth	Full bandwidth		1.7		MHz
	¼ bandwidth		0.425		MHz
Aperture Delay	VDD = 5 V		2.5		ns

# AD7949-EP

Parameter	Conditions/Comments	Min	Typ	Max	Unit
<b>INTERNAL REFERENCE</b>					
REF Output Voltage	2.5 V, @ 25°C	2.490	2.500	2.510	V
	4.096 V, @ 25°C	4.086	4.096	4.106	V
REFIN Output Voltage <sup>7</sup>	2.5 V, @ 25°C		1.2		V
	4.096 V, @ 25°C		2.3		V
REF Output Current			±300		µA
Temperature Drift			±10		ppm/°C
Line Regulation	VDD = 5 V ± 5%		±15		ppm/V
Long-Term Drift	1000 hours		50		ppm
Turn-On Settling Time	CREF = 10 µF		5		ms
<b>EXTERNAL REFERENCE</b>					
Voltage Range	REF input	0.5		VDD + 0.3	V
	REFIN input (buffered)	0.5		VDD – 0.5	V
Current Drain	250 kSPS, REF = 5 V		50		µA
<b>TEMPERATURE SENSOR</b>					
Output Voltage <sup>8</sup>	@ 25°C		283		mV
Temperature Sensitivity			1		mV/°C
<b>DIGITAL INPUTS</b>					
Logic Levels					
V <sub>IL</sub>		–0.3		+0.3 × V <sub>IO</sub>	V
V <sub>IH</sub>		0.7 × V <sub>IO</sub>		V <sub>IO</sub> + 0.3	V
I <sub>IL</sub>		–1		+1	µA
I <sub>IH</sub>		–1		+1	µA
<b>DIGITAL OUTPUTS</b>					
Data Format <sup>9</sup>					
Pipeline Delay <sup>10</sup>					
V <sub>OL</sub>	I <sub>SINK</sub> = +500 µA			0.4	V
V <sub>OH</sub>	I <sub>SOURCE</sub> = –500 µA	V <sub>IO</sub> – 0.3			V
<b>POWER SUPPLIES</b>					
VDD	Specified performance	2.3		5.5	V
VIO	Specified performance	2.3		VDD + 0.3	V
	Operating range	1.8		VDD + 0.3	V
Standby Current <sup>11, 12</sup>	VDD and VIO = 5 V, @ 25°C		50		nA
Power Dissipation	VDD = 2.5 V, 100 SPS throughput		1.5		µW
	VDD = 2.5 V, 100 kSPS throughput		1.45	2.0	mW
	VDD = 2.5 V, 200 kSPS throughput		2.9	4.0	mW
	VDD = 5 V, 250 kSPS throughput		10.8	12.5	mW
	VDD = 5 V, 250 kSPS throughput with internal reference		13.5	15.5	mW
Energy per Conversion			50		nJ
<b>TEMPERATURE RANGE<sup>13</sup></b>					
Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	–55		+125	°C

<sup>1</sup> See the AD7949 data sheet.

<sup>2</sup> The bandwidth is set in the configuration register.

<sup>3</sup> LSB means least significant bit. With the 5 V input range, one LSB = 305 µV.

<sup>4</sup> See the AD7949 data sheet. These specifications include full temperature range variation but not the error contribution from the external reference.

<sup>5</sup> With VDD = 5 V, unless otherwise noted.

<sup>6</sup> All specifications expressed in decibels are referred to a full-scale input FSR and tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

<sup>7</sup> This is the output from the internal band gap.

<sup>8</sup> The output voltage is internal and present on a dedicated multiplexer input.

<sup>9</sup> Unipolar mode: serial 14-bit straight binary.

Bipolar mode: serial 14-bit twos complement.

<sup>10</sup> Conversion results available immediately after completed conversion.

<sup>11</sup> With all digital inputs forced to VIO or GND as required.

<sup>12</sup> During acquisition phase.

<sup>13</sup> Contact an Analog Devices, Inc., sales representative for the extended temperature range.

**TIMING SPECIFICATIONS**

VDD = 4.5 V to 5.5 V, VIO = 1.8 V to VDD, all specifications –55 °C to +125 °C, unless otherwise noted.

**Table 3.**

Parameter <sup>1</sup>	Symbol	Min	Typ	Max	Unit
Conversion Time: CNV Rising Edge to Data Available	t <sub>CONV</sub>			2.2	μs
Acquisition Time	t <sub>ACQ</sub>	1.8			μs
Time Between Conversions	t <sub>CYC</sub>	4.0			μs
Data Write/Read During Conversion	t <sub>DATA</sub>			1.0	μs
CNV Pulse Width	t <sub>CNVH</sub>	10			ns
SCK Period	t <sub>SCK</sub>	t <sub>DSDO</sub> + 2			ns
SCK Low Time	t <sub>SCKL</sub>	11			ns
SCK High Time	t <sub>SCKH</sub>	11			ns
SCK Falling Edge to Data Remains Valid	t <sub>HSDO</sub>	4			ns
SCK Falling Edge to Data Valid Delay	t <sub>DSDO</sub>				
VIO Above 2.7 V				18	ns
VIO Above 2.3 V				23	ns
VIO Above 1.8 V				28	ns
CNV Low to SDO D15 MSB Valid	t <sub>EN</sub>				
VIO Above 2.7 V				18	ns
VIO Above 2.3 V				22	ns
VIO Above 1.8 V				25	ns
CNV High or Last SCK Falling Edge to SDO High Impedance	t <sub>DIS</sub>			32	ns
CNV Low to SCK Rising Edge	t <sub>CLSCK</sub>	10			ns
DIN Valid Setup Time from SCK Rising Edge	t <sub>SDIN</sub>	5			ns
DIN Valid Hold Time from SCK Rising Edge	t <sub>HDIN</sub>	5			ns

<sup>1</sup> See Figure 2 and Figure 3 for load conditions.

# AD7949-EP

VDD = 2.3 V to 4.5 V, VIO = 1.8 V to VDD, all specifications –55 °C to +125 °C, unless otherwise noted.

**Table 4.**

Parameter <sup>1</sup>	Symbol	Min	Typ	Max	Unit
Conversion Time: CNV Rising Edge to Data Available	t <sub>CONV</sub>			3.2	μs
Acquisition Time	t <sub>ACQ</sub>	1.8			μs
Time Between Conversions	t <sub>CYC</sub>	5			μs
Data Write/Read During Conversion	t <sub>DATA</sub>			1.2	μs
CNV Pulse Width	t <sub>CNVH</sub>	10			ns
SCK Period	t <sub>SCK</sub>	t <sub>DSDO</sub> + 2			ns
SCK Low Time	t <sub>SCKL</sub>	12			ns
SCK High Time	t <sub>SCKH</sub>	12			ns
SCK Falling Edge to Data Remains Valid	t <sub>HSDO</sub>	5			ns
SCK Falling Edge to Data Valid Delay	t <sub>DSDO</sub>				
VIO Above 3 V				24	ns
VIO Above 2.7 V				30	ns
VIO Above 2.3 V				38	ns
VIO Above 1.8 V				48	ns
CNV Low to SDO D15 MSB Valid	t <sub>EN</sub>				
VIO Above 3 V				21	ns
VIO Above 2.7 V				27	ns
VIO Above 2.3 V				35	ns
VIO Above 1.8 V				45	ns
CNV High or Last SCK Falling Edge to SDO High Impedance	t <sub>DIS</sub>			50	ns
CNV Low to SCK Rising Edge	t <sub>CLSCK</sub>	10			ns
DIN Valid Setup Time from SCK Rising Edge	t <sub>SDIN</sub>	5			ns
DIN Valid Hold Time from SCK Rising Edge	t <sub>HDIN</sub>	5			ns

<sup>1</sup> See Figure 2 and Figure 3 for load conditions.





Figure 2. Load Circuit for Digital Interface Timing



<sup>1</sup> 2V IF VIO ABOVE 2.5V, VIO - 0.5V IF VIO BELOW 2.5V.  
<sup>2</sup> 0.8V IF VIO ABOVE 2.5V, 0.5V IF VIO BELOW 2.5V.

Figure 3. Voltage Levels for Timing

## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Analog Inputs INx, <sup>1</sup> COM <sup>1</sup>	GND – 0.3 V to VDD + 0.3 V or VDD ± 130 mA
REF, REFIN	GND – 0.3 V to VDD + 0.3 V
Supply Voltages	
VDD, VIO to GND	–0.3 V to +7 V
VIO to VDD	–0.3 V to VDD + 0.3 V
DIN, CNV, SCK to GND	–0.3 V to VIO + 0.3 V
SDO to GND	–0.3 V to VIO + 0.3 V
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
$\theta_{JA}$ Thermal Impedance (LFCSP)	47.6°C/W
$\theta_{JC}$ Thermal Impedance (LFCSP)	4.4°C/W

<sup>1</sup> See the AD7949 data sheet.


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES**  
 1. THE EXPOSED PAD IS NOT CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SYSTEM GROUND PLANE.

09822-004

Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1, 20	VDD	P	Power Supply. Nominally 2.5 V to 5.5 V when using an external reference and decoupled with 10 $\mu$ F and 100 nF capacitors.
2	REF	AI/O	Reference Input/Output. See the AD7949 data sheet.
3	REFIN	AI/O	When the internal reference is enabled, this pin produces a selectable system reference = 2.5 V or 4.096 V. When the internal reference is disabled and the buffer is enabled, REF produces a buffered version of the voltage present on the REFIN pin (4.096 V maximum), useful when using low cost, low power references. For improved drift performance, connect a precision reference to REF (0.5 V to VDD). For any reference method, this pin needs decoupling with an external 10 $\mu$ F capacitor connected as close to REF as possible. See the AD7949 data sheet.
4, 5	GND	P	Power Supply Ground.
6 to 9	IN4 to IN7	AI	Channel 4 through Channel 7 Analog Inputs.
10	COM	AI	Common Channel Input. All input channels, IN[7:0], can be referenced to a common-mode point of 0 V or $V_{REF}/2$ V.
11	CNV	DI	Convert Input. On the rising edge, CNV initiates the conversion. During conversion, if CNV is held high, the busy indicator is enabled.
12	DIN	DI	Data Input. This input is used for writing to the 14-bit configuration register. The configuration register can be written to during and after conversion.
13	SCK	DI	Serial Data Clock Input. This input is used to clock out the data on SDO and clock in data on DIN in an MSB first fashion.
14	SDO	DO	Serial Data Output. The conversion result is output on this pin, synchronized to SCK. In unipolar modes, conversion results are straight binary; in bipolar modes, conversion results are twos complement.
15	VIO	P	Input/Output Interface Digital Power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V).
16 to 19	IN0 to IN3	AI	Channel 0 through Channel 3 Analog Inputs.
21 (EPAD)	Exposed Pad (EPAD)	NC	The exposed pad is not connected internally. For increased reliability of the solder joints, it is recommended that the pad be soldered to the system ground plane.

<sup>1</sup>AI = analog input, AI/O = analog input/output, DI = digital input, DO = digital output, and P = power.

# TYPICAL PERFORMANCE CHARACTERISTICS

VDD = 2.5 V to 5.5 V, VREF = 2.5 V to 5 V, VIO = 2.3 V to VDD, unless otherwise noted.




Figure 5. Integral Nonlinearity vs. Code, VREF = VDD = 5 V




Figure 8. Differential Nonlinearity vs. Code, VREF = VDD = 5 V




Figure 6. Histogram of a DC Input at Code Center




Figure 9. Histogram of a DC Input at Code Center




Figure 7. 20 kHz FFT, VREF = VDD = 5 V




Figure 10. 20 kHz FFT, VREF = VDD = 2.5 V

# AD7949-EP




Figure 11. SNR vs. Frequency




Figure 14. SINAD vs. Frequency




Figure 12. SNR, SINAD, and ENOB vs. Reference Voltage




Figure 15. SFDR and THD vs. Reference Voltage




Figure 13. SNR vs. Temperature




Figure 16. THD vs. Temperature




Figure 17. THD vs. Frequency




Figure 20. Operating Currents vs. Supply




Figure 18. SNR vs. Input Level




Figure 21. Operating Currents vs. Temperature





Figure 19. Offset and Gain Errors vs. Temperature

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1

Figure 22. 20-Lead Lead Frame Chip Scale Package (LFCSP\_VQ)  
 4 mm × 4 mm Body, Very Thin Quad  
 (CP-20-4)  
 Dimensions shown in millimeters

090408-B

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity
AD7949SCPZ-EP-RL7	-55°C to +125°C	20-Lead LFCSP_VQ, 7" Tape and Reel	CP-20-4	1,500

<sup>1</sup> Z = RoHS Compliant Part.