

## Data Sheet

## ADG5233/ADG5234

### FEATURES

- Latch-up proof**
- 4.5 pF off source capacitance**
- 10 pF off drain capacitance**
- 0.6 pC charge injection**
- Low on resistance: 160 Ω typical**
- ±9 V to ±22 V dual-supply operation**
- 9 V to 40 V single-supply operation**
- 48 V supply maximum ratings**
- Fully specified at ±15 V, ±20 V, +12 V, and +36 V**
- V<sub>DD</sub> to V<sub>SS</sub> analog signal range**
- Human body model (HBM) ESD rating**
  - 4 kV I/O port to supplies**
  - 1 kV I/O port to I/O port**
  - 4 kV all other pins**

### APPLICATIONS

- Automatic test equipment**
- Data acquisition**
- Instrumentation**
- Avionics**
- Audio and video switching**
- Communication systems**


### GENERAL DESCRIPTION

The **ADG5233** and **ADG5234** are monolithic industrial CMOS analog switches comprising three independently selectable single-pole, double throw (SPDT) switches and four independently selectable SPDT switches, respectively.

All channels exhibit break-before-make switching action that prevents momentary shorting when switching channels. An EN input on the **ADG5233** (LFCSP and TSSOP packages) is used to enable or disable the device. When disabled, all channels are switched off.

The ultralow capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth make these devices suitable for video signal switching.


### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR  
A 1 INPUT LOGIC.

090919-001

Figure 1. **ADG5233** TSSOP and LFCSP\_WQ



SWITCHES SHOWN FOR  
A 1 INPUT LOGIC.

090919-002

Figure 2. **ADG5234** TSSOP and LFCSP\_WQ

### PRODUCT HIGHLIGHTS

1. **Trench Isolation Guards Against Latch-Up.**  
A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
2. **Ultralow Capacitance and -0.6 pC Charge Injection.**
3. **Dual-Supply Operation.**  
For applications where the analog signal is bipolar, the **ADG5233/ADG5234** can be operated from dual supplies up to ±22 V.
4. **Single-Supply Operation.**  
For applications where the analog signal is unipolar, the **ADG5233/ADG5234** can be operated from a single-rail power supply up to 40 V.
5. **3 V Logic-Compatible Digital Inputs.**  
 $V_{INH} = 2.0 \text{ V}$ ,  $V_{INL} = 0.8 \text{ V}$ .
6. **No  $V_L$  Logic Power Supply Required.**

## TABLE OF CONTENTS

Features .....	1	Continuous Current per Channel, Sx or Dx.....	8
Applications.....	1	Absolute Maximum Ratings .....	9
Functional Block Diagrams.....	1	ESD Caution.....	9
General Description .....	1	Pin Configurations and Function Descriptions .....	10
Product Highlights .....	1	Typical Performance Characteristics .....	12
Revision History .....	2	Test Circuits.....	16
Specifications.....	3	Terminology .....	18
±15 V Dual Supply .....	3	Trench Isolation .....	19
±20 V Dual Supply .....	4	Applications Information .....	20
12 V Single Supply.....	5	Outline Dimensions .....	21
36 V Single Supply.....	6	Ordering Guide .....	22

## REVISION HISTORY

### 6/13—Rev. A to Rev. B

Added 20-Lead LFCSP.....	Universal
Updated Outline Dimensions .....	21
Changes to Ordering Guide .....	22

### 3/12—Rev. 0 to Rev. A

Added 16-Lead LFCSP.....	Universal
Changes to Ordering Guide .....	22

### 7/11—Revision 0: Initial Version

**SPECIFICATIONS****±15 V DUAL SUPPLY**

$V_{DD} = +15 \text{ V} \pm 10\%$ ,  $V_{SS} = -15 \text{ V} \pm 10\%$ ,  $\text{GND} = 0 \text{ V}$ , unless otherwise noted.

**Table 1.**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			$V_{DD} \text{ to } V_{SS}$	V	
On Resistance, $R_{ON}$	160			$\Omega \text{ typ}$	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}; \text{ see Figure 27}$
	200	250	280	$\Omega \text{ max}$	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	3.5			$\Omega \text{ typ}$	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
	8	9	10	$\Omega \text{ max}$	
On-Resistance Flatness, $R_{FLAT(ON)}$	38			$\Omega \text{ typ}$	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
	50	65	70	$\Omega \text{ max}$	
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S(\text{Off})$	$\pm 0.02$			$nA \text{ typ}$	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
	$\pm 0.1$	$\pm 0.2$	$\pm 0.4$	$nA \text{ max}$	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 29}$
Drain Off Leakage, $I_D(\text{Off})$	$\pm 0.02$			$nA \text{ typ}$	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 29}$
	$\pm 0.1$	$\pm 0.2$	$\pm 0.4$	$nA \text{ max}$	
Channel On Leakage, $I_D(\text{On}), I_S(\text{On})$	$\pm 0.08$			$nA \text{ typ}$	$V_S = V_D = \pm 10 \text{ V}; \text{ see Figure 26}$
	$\pm 0.2$	$\pm 0.3$	$\pm 0.9$	$nA \text{ max}$	
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002		$\pm 0.1$	$\mu A \text{ typ}$	$V_{IN} = V_{GND} \text{ or } V_{DD}$
Digital Input Capacitance, $C_{IN}$	3			$\mu A \text{ max}$	
				pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{\text{TRANSITION}}$	170			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	210	250	280	ns max	$V_S = 10 \text{ V}; \text{ see Figure 32}$
$t_{ON}(\overline{\text{EN}})$	175			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	215	255	290	ns max	$V_S = 10 \text{ V}; \text{ see Figure 34}$
$t_{OFF}(\overline{\text{EN}})$	80			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	100	115	125	ns max	$V_S = 10 \text{ V}; \text{ see Figure 34}$
Break-Before-Make Time Delay, $t_D$	60		30	ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
				ns min	$V_{S1} = V_{S2} = 10 \text{ V}; \text{ see Figure 33}$
Charge Injection, $Q_{INJ}$	-0.6			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 35}$
Off Isolation	-75			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}; \text{ see Figure 30}$
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}; \text{ see Figure 28}$
-3 dB Bandwidth	205			MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}; \text{ see Figure 31}$
Insertion Loss	-6.3			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}; \text{ see Figure 31}$
$C_S(\text{Off})$	4.5			pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
$C_D(\text{Off})$	10			pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
$C_D(\text{On}), C_S(\text{On})$	15			pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					
I <sub>DD</sub>	45			µA typ	V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V
	55	70		µA max	Digital inputs = 0 V or V <sub>DD</sub>
I <sub>SS</sub>	0.001		1	µA typ	Digital inputs = 0 V or V <sub>DD</sub>
			±9/±22	µA max	
V <sub>DD</sub> /V <sub>SS</sub>				V min/V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

## ±20 V DUAL SUPPLY

V<sub>DD</sub> = +20 V ± 10%, V<sub>SS</sub> = -20 V ± 10%, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range		V <sub>DD</sub> to V <sub>SS</sub>		V	
On Resistance, R <sub>ON</sub>	140			Ω typ	V <sub>S</sub> = ±15 V, I <sub>S</sub> = -1 mA; see Figure 27
	160	200	230	Ω max	V <sub>DD</sub> = +18 V, V <sub>SS</sub> = -18 V
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	3.5			Ω typ	V <sub>S</sub> = ±15 V, I <sub>S</sub> = -1 mA
	8	9	10	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	33			Ω typ	V <sub>S</sub> = ±15 V, I <sub>S</sub> = -1 mA
	45	55	60	Ω max	
LEAKAGE CURRENTS					
Source Off Leakage, I <sub>S</sub> (Off)	±0.02			nA typ	V <sub>DD</sub> = +22 V, V <sub>SS</sub> = -22 V
	±0.1	±0.2	±0.4	nA max	V <sub>S</sub> = ±15 V, V <sub>D</sub> = ±15 V; see Figure 29
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	V <sub>S</sub> = ±15 V, V <sub>D</sub> = ±15 V; see Figure 29
	±0.1	±0.2	±0.4	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.08			nA typ	V <sub>S</sub> = V <sub>D</sub> = ±15 V; see Figure 26
	±0.2	±0.3	±0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0		V min	
Input Low Voltage, V <sub>INL</sub>		0.8		V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002		±0.1	µA typ	V <sub>IN</sub> = V <sub>GND</sub> or V <sub>DD</sub>
				µA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, t <sub>TRANSITION</sub>	170			ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF
	200	235	260	ns max	V <sub>S</sub> = 10 V; see Figure 32
t <sub>ON</sub> (EN)	165			ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF
	200	240	265	ns max	V <sub>S</sub> = 10 V; see Figure 34
t <sub>OFF</sub> (EN)	80			ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF
	95	105	115	ns max	V <sub>S</sub> = 10 V; see Figure 34
Break-Before-Make Time Delay, t <sub>D</sub>	50		30	ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF
			ns min	V <sub>S1</sub> = V <sub>S2</sub> = 10 V; see Figure 33	
Charge Injection, Q <sub>INJ</sub>	0			pC typ	V <sub>S</sub> = 0 V, R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1 nF; see Figure 35
Off Isolation	-75			dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz; see Figure 30
Channel-to-Channel Crosstalk	-80			dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz; see Figure 28
-3 dB Bandwidth	210			MHz typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF; see Figure 31
Insertion Loss	-5.5			dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz; see Figure 31

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
C <sub>S</sub> (Off)	4.5			pF typ	V <sub>S</sub> = 0 V, f = 1 MHz
C <sub>D</sub> (Off)	10			pF typ	V <sub>S</sub> = 0 V, f = 1 MHz
C <sub>D</sub> (On), C <sub>S</sub> (On)	15			pF typ	V <sub>S</sub> = 0 V, f = 1 MHz
POWER REQUIREMENTS					
I <sub>DD</sub>	50			µA typ	V <sub>DD</sub> = +22 V, V <sub>SS</sub> = -22 V
	70	110		µA max	Digital inputs = 0 V or V <sub>DD</sub>
I <sub>SS</sub>	0.001			µA typ	Digital inputs = 0 V or V <sub>DD</sub>
		1	±9/±22	µA max	
V <sub>DD</sub> /V <sub>SS</sub>				V min/V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

## 12 V SINGLE SUPPLY

V<sub>DD</sub> = 12 V ± 10%, V<sub>SS</sub> = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range		0 V to V <sub>DD</sub>		V	
On Resistance, R <sub>ON</sub>	360			Ω typ	V <sub>S</sub> = 0 V to 10 V, I <sub>S</sub> = -1 mA; see Figure 27
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	500 5.5	610 21	700 22	Ω max Ω typ	V <sub>DD</sub> = 10.8 V, V <sub>SS</sub> = 0 V V <sub>S</sub> = 0 V to 10 V, I <sub>S</sub> = -1 mA
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	20 170 280	21 335	22 370	Ω max Ω typ Ω max	V <sub>S</sub> = 0 V to 10 V, I <sub>S</sub> = -1 mA
LEAKAGE CURRENTS					
Source Off Leakage, I <sub>S</sub> (Off)	±0.02			nA typ	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1 ±0.02	±0.2	±0.4	nA max nA typ	V <sub>S</sub> = 1 V/10 V, V <sub>D</sub> = 10 V/1 V; see Figure 29
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.1 ±0.08 ±0.2	±0.2 ±0.3	±0.4 ±0.9	nA max nA typ nA max	V <sub>S</sub> = V <sub>D</sub> = 1 V/10 V; see Figure 26
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0		V min	
Input Low Voltage, V <sub>INL</sub>		0.8		V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002		±0.1	µA typ µA max	V <sub>IN</sub> = V <sub>GND</sub> or V <sub>DD</sub>
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, t <sub>TRANSITION</sub>	235			ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF
t <sub>ON</sub> (EN)	295 240	365	410	ns max ns typ	V <sub>S</sub> = 8 V; see Figure 32
t <sub>OFF</sub> (EN)	305 70	380	430	ns max ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF V <sub>S</sub> = 8 V; see Figure 34
Break-Before-Make Time Delay, t <sub>D</sub>	90 125	105	115	ns max ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF V <sub>S</sub> = 8 V; see Figure 34
Charge Injection, Q <sub>INJ</sub>	0		65	ns min pC typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF V <sub>S1</sub> = V <sub>S2</sub> = 8 V; see Figure 33
					V <sub>S</sub> = 6 V, R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1 nF; see Figure 35

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Off Isolation	-75			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$ ; see Figure 30
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$ ; see Figure 28
-3 dB Bandwidth	172			MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}$ ; see Figure 31
Insertion Loss	-8.7			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$ ; see Figure 31
$C_S$ (Off)	5			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
$C_D$ (Off)	11			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
$C_D$ (On), $C_S$ (On)	16			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
<b>POWER REQUIREMENTS</b>					
$I_{DD}$	40			$\mu\text{A}$ typ	$V_{DD} = 13.2 \text{ V}$
	50		65	$\mu\text{A}$ max	Digital inputs = 0 V or $V_{DD}$
$V_{DD}$			9/40	V min/V max	GND = 0 V, $V_{SS} = 0 \text{ V}$

<sup>1</sup> Guaranteed by design; not subject to production test.

## 36 V SINGLE SUPPLY

$V_{DD} = 36 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$		V	
On Resistance, $R_{ON}$	140			$\Omega$ typ	$V_S = 0 \text{ V}$ to 30 V, $I_S = -1 \text{ mA}$ ; see Figure 27
On-Resistance Match Between Channels, $\Delta R_{ON}$	170 3.5	215	245	$\Omega$ max $\Omega$ typ	$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 0 \text{ V}$ to 30 V, $I_S = -1 \text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	8 35 50	9 60	10 65	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = 0 \text{ V}$ to 30 V, $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.02$			nA typ	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}$ ; see Figure 29
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$ $\pm 0.02$	$\pm 0.2$	$\pm 0.4$	nA max nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}$ ; see Figure 29
Channel On Leakage, $I_D$ (On), $I_S$ (On)	$\pm 0.1$ $\pm 0.08$ $\pm 0.2$	$\pm 0.2$ $\pm 0.3$	$\pm 0.4$ $\pm 0.9$	nA max nA typ nA max	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ ; see Figure 26
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		2.0		V min	
Input Low Voltage, $V_{INL}$		0.8		V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	205			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
$t_{ON}(\overline{EN})$	255 200	275	290	ns max ns typ	$V_S = 18 \text{ V}$ ; see Figure 32 $R_L = 300 \Omega, C_L = 35 \text{ pF}$
$t_{OFF}(\overline{EN})$	240 85	265	290	ns max ns typ	$V_S = 18 \text{ V}$ ; see Figure 34 $R_L = 300 \Omega, C_L = 35 \text{ pF}$
	115	115	115	ns max	$V_S = 18 \text{ V}$ ; see Figure 34

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Break-Before-Make Time Delay, $t_D$	65		35	ns typ ns min pC typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 18 \text{ V}$ ; see Figure 33
Charge Injection, $Q_{INJ}$	-0.6				$V_S = 18 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 35
Off Isolation	-75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 30
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 28
-3 dB Bandwidth	190			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 31
Insertion Loss	-5.9			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 31
$C_S$ (Off)	4.5			pF typ	$V_S = 18 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ (Off)	10			pF typ	$V_S = 18 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ (On), $C_S$ (On)	15			pF typ	$V_S = 18 \text{ V}$ , $f = 1 \text{ MHz}$
POWER REQUIREMENTS					
$I_{DD}$	80			$\mu\text{A}$ typ	$V_{DD} = 39.6 \text{ V}$
	100		130	$\mu\text{A}$ max	Digital inputs = 0 V or $V_{DD}$
$V_{DD}$			9/40	V min/V max	GND = 0 V, $V_{SS} = 0 \text{ V}$

<sup>1</sup> Guaranteed by design; not subject to production test.

## CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx

Table 5. ADG5233

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15\text{ V}$ , $V_{SS} = -15\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	24	16	11	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	42	26.5	15	mA maximum
$V_{DD} = +20\text{ V}$ , $V_{SS} = -20\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	26	17	11	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	46	28	15	mA maximum
$V_{DD} = 12\text{ V}$ , $V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	17	12	7.7	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	24	17	11	mA maximum
$V_{DD} = 36\text{ V}$ , $V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	25	17	11	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	45	28	15	mA maximum

Table 6. ADG5234

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15\text{ V}$ , $V_{SS} = -15\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	21	15	10	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	38	24	14	mA maximum
$V_{DD} = +20\text{ V}$ , $V_{SS} = -20\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	22	15	10	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	41	26	15	mA maximum
$V_{DD} = 12\text{ V}$ , $V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	15	11	7	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	22	16	11	mA maximum
$V_{DD} = 36\text{ V}$ , $V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	22	15	10	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	40	26	15	mA maximum

## ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

**Table 7.**

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	48 V
V <sub>DD</sub> to GND	-0.3 V to +48 V
V <sub>SS</sub> to GND	+0.3 V to -48 V
Analog Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx or Dx Pins ADG5233	76 mA (pulsed at 1 ms, 10% duty cycle maximum)
ADG5234	67 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or Dx <sup>2</sup>	Data + 15%
Temperature Range	
Operating	-40°C to +125°C
Storage	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ <sub>JA</sub>	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
20-Lead TSSOP (4-Layer Board)	143°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
20-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C
Human Body Model (HBM) ESD	
I/O Port to Supplies	4 kV
I/O Port to I/O Port	1 kV
All Other Pins	4 kV

<sup>1</sup> Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes.  
Limit current to the maximum ratings given.

<sup>2</sup> See Table 5 and Table 6.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.**  
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. ADG5233 TSSOP Pin Configuration




Figure 4. ADG5233 LFCSP\_WQ Pin Configuration

Table 8. ADG5233 Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP_WQ		
1	15	V <sub>DD</sub>	Most Positive Power Supply Potential.
2	16	S1A	Source Terminal 1A. This pin can be an input or an output.
3	1	D1	Drain Terminal 1. This pin can be an input or an output.
4	2	S1B	Source Terminal 1B. This pin can be an input or an output.
5	3	S2B	Source Terminal 2B. This pin can be an input or an output.
6	4	D2	Drain Terminal 2. This pin can be an input or an output.
7	5	S2A	Source Terminal 2A. This pin can be an input or an output.
8	6	IN2	Logic Control Input 2.
9	7	IN3	Logic Control Input 3.
10	8	S3A	Source Terminal 3A. This pin can be an input or an output.
11	9	D3	Drain Terminal 3. This pin can be an input or an output.
12	10	S3B	Source Terminal 3B. This pin can be an input or an output.
13	11	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
14	12	EN	Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx logic inputs determine the on switches.
15	13	IN1	Logic Control Input 1.
16	14	GND	Ground (0 V) Reference.
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>SS</sub> .

Table 9. ADG5233 Truth Table

EN	INx	SxA	SxB
1	X <sup>1</sup>	Off	Off
0	0	Off	On
0	1	On	Off

<sup>1</sup> X is don't care.




Figure 5. ADG5234 TSSOP Pin Configuration




Figure 6. ADG5234 LFCSP\_WQ Pin Configuration







Table 10. ADG5234 Pin Function Descriptions







Pin No.		Mnemonic	Description
TSSOP	LFCSP_WQ		
1	19	IN1	Logic Control Input 1.
2	20	S1A	Source Terminal 1A. This pin can be an input or an output.
3	1	D1	Drain Terminal 1. This pin can be an input or an output.
4	2	S1B	Source Terminal 1B. This pin can be an input or an output.
5	3	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
6	4	GND	Ground (0 V) Reference.
7	5	S2B	Source Terminal 2B. This pin can be an input or an output.
8	6	D2	Drain Terminal 2. This pin can be an input or an output.
9	7	S2A	Source Terminal 2A. This pin can be an input or an output.
10	8	IN2	Logic Control Input 2.
11	9	IN3	Logic Control Input 3.
12	10	S3A	Source Terminal 3A. This pin can be an input or an output.
13	11	D3	Drain Terminal 3. This pin can be an input or an output.
14	12	S3B	Source Terminal 3B. This pin can be an input or an output.
15	N/A	NC	No Connect. This pin is open.
16	13	V <sub>DD</sub>	Most Positive Power Supply Potential.
17	14	S4B	Source Terminal 4B. This pin can be an input or an output.
18	15	D4	Drain Terminal 4. This pin can be an input or an output.
19	16	S4A	Source Terminal 4A. This pin can be an input or an output.
20	17	IN4	Logic Control Input 4.
N/A	18	EN	Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx logic inputs determine the on switches.
N/A	21	EP	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>SS</sub> .

Table 11. ADG5234 Truth Table

INx	SxA	SxB
0	Off	On
1	On	Off

## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. On Resistance as a Function of V<sub>S</sub>, V<sub>D</sub> (\u00b120 V Dual Supply)Figure 10. On Resistance as a Function of V<sub>S</sub>, V<sub>D</sub> (36 V Single Supply)Figure 8. On Resistance as a Function of V<sub>S</sub>, V<sub>D</sub> (\u00b115 V Dual Supply)Figure 11. On Resistance as a Function of V<sub>S</sub> (V<sub>D</sub>) for Different Temperatures, \u00b115 V Dual SupplyFigure 9. On Resistance as a Function of V<sub>S</sub>, V<sub>D</sub> (12 V Single Supply)Figure 12. On Resistance as a Function of V<sub>S</sub> (V<sub>D</sub>) for Different Temperatures, \u00b120 V Dual Supply







Figure 19. Off Isolation vs. Frequency,  $\pm 15$  V Dual Supply

Figure 21. Charge Injection vs. Source Voltage, Source to Drain

Figure 20. Crosstalk vs. Frequency,  $\pm 15$  V Dual SupplyFigure 22. ACPSRR vs. Frequency,  $\pm 15$  V Dual Supply






Figure 23. Bandwidth

Figure 25. Capacitance vs. Source Voltage,  $\pm 15\text{ V}$  Dual SupplyFigure 24.  $t_{TRANSITION}$  Times vs. Temperature

## TEST CIRCUITS




Figure 26. On Leakage




Figure 29. Off Leakage




Figure 27. On Resistance





Figure 30. Off Isolation



$$\text{CHANNEL-TO-CHANNEL CROSSTALK} = 20 \log \frac{V_{OUT}}{V_S}$$

Figure 28. Channel-to-Channel Crosstalk







Figure 31. Bandwidth




09919-100



09919-035



09919-101



09919-037

## TERMINOLOGY

### **I<sub>DD</sub>**

I<sub>DD</sub> represents the positive supply current.

### **I<sub>SS</sub>**

I<sub>SS</sub> represents the negative supply current.

### **V<sub>D</sub>, V<sub>S</sub>**

V<sub>D</sub> and V<sub>S</sub> represent the analog voltage on Terminal Dx and Terminal Sx, respectively.

### **R<sub>ON</sub>**

R<sub>ON</sub> is the ohmic resistance between Terminal Dx and Terminal Sx.

### **ΔR<sub>ON</sub>**

ΔR<sub>ON</sub> represents the difference between the R<sub>ON</sub> of any two channels.

### **R<sub>FLAT (ON)</sub>**

The difference between the maximum and minimum value of on resistance as measured over the specified analog signal range is represented by R<sub>FLAT (ON)</sub>.

### **I<sub>S (Off)</sub>**

I<sub>S (Off)</sub> is the source leakage current with the switch off.

### **I<sub>D (Off)</sub>**

I<sub>D (Off)</sub> is the drain leakage current with the switch off.

### **I<sub>D (On)</sub>, I<sub>S (On)</sub>**

I<sub>D (On)</sub> and I<sub>S (On)</sub> represent the channel leakage currents with the switch on.

### **V<sub>INL</sub>**

V<sub>INL</sub> is the maximum input voltage for Logic 0.

### **V<sub>INH</sub>**

V<sub>INH</sub> is the minimum input voltage for Logic 1.

### **I<sub>INL</sub>, I<sub>INH</sub>**

I<sub>INL</sub> and I<sub>INH</sub> represent the low and high input currents of the digital inputs.

### **C<sub>D (Off)</sub>**

C<sub>D (Off)</sub> represents the off switch drain capacitance, which is measured with reference to ground.

### **C<sub>S (Off)</sub>**

C<sub>S (Off)</sub> represents the off switch source capacitance, which is measured with reference to ground.

### **C<sub>D (On)</sub>, C<sub>S (On)</sub>**

C<sub>D (On)</sub> and C<sub>S (On)</sub> represent on switch capacitances, which are measured with reference to ground.

### **C<sub>IN</sub>**

C<sub>IN</sub> represents digital input capacitance.

### **t<sub>ON (EN)</sub>**

t<sub>ON (EN)</sub> represents the delay time between the 50% and 90% points of the digital input and switch on condition.

### **t<sub>OFF (EN)</sub>**

t<sub>OFF (EN)</sub> represents the delay time between the 50% and 90% points of the digital input and switch off condition.

### **t<sub>TRANSITION</sub>**

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

### **t<sub>D</sub>**

t<sub>D</sub> represents the off time measured between the 80% point of both switches when switching from one address state to another.

### **Off Isolation**

Off isolation is a measure of unwanted signal coupling through an off channel.

### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

### **Crosstalk**

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

### **Bandwidth**

Bandwidth is the frequency at which the output is attenuated by 3 dB.

### **On Response**

On response is the frequency response of the on switch.

### **AC Power Supply Rejection Ratio (ACPSRR)**

ACPSRR is a measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the ACPSRR.

## TRENCH ISOLATION

In the ADG5233/ADG5234, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.




Figure 36. Trench Isolation


0991B-038

## APPLICATIONS INFORMATION

The ADG52xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off.

The [ADG5233/ADG5234](#) high voltage switches allow single-supply operation from 9 V to 40 V and dual supply operation from  $\pm 9$  V to  $\pm 22$  V.


## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 37. 16-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-16)

Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.


Figure 38. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
4 mm × 4 mm Body, Very Very Thin Quad  
(CP-16-17)

Dimensions shown in millimeters

08-16-2016-C



COMPLIANT TO JEDEC STANDARDS MO-153-AC  
Figure 39. 20-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-20)  
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD.  
Figure 40. 20-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
4 mm x 4 mm Body, Very Very Thin Quad  
(CP-20-8)  
Dimensions shown in millimeters

020509-B

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Description	EN Pin	Package Option
ADG5233BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	Yes	RU-16
ADG5233BRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	Yes	RU-16
ADG5233BCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	Yes	CP-16-17
ADG5234BRUZ	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	No	RU-20
ADG5234BRUZ-RL7	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	No	RU-20
ADG5234BCPZ-RL7	-40°C to +125°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	Yes	CP-20-8

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**

**NOTES**