

### General Description


The AOC4810 uses advanced trench technology to provide excellent  $R_{SS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V while retaining a 20V  $V_{GS(MAX)}$  rating. It is ESD protected. This device is suitable for use as a uni-directional or bi-directional load switch, facilitated by its common-drain configuration.

### Product Summary


$V_{SS}$	30V
$I_S$ (at $V_{GS}=10V$ )	8A
$R_{SS(ON)}$ (at $V_{GS}=10V$ )	< 8.8mΩ
$R_{SS(ON)}$ (at $V_{GS}=4.5V$ )	< 14.5mΩ

### Typical ESD protection


HBM Class 3A


**MCSP 3.2x2\_8**


Top View



Bottom View



### Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{SS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Source Current (DC) <sup>Note1</sup>	$I_S$	8	A
Source Current (Pulse) <sup>Note2</sup>	$I_{SM}$	30	
Power Dissipation <sup>Note1</sup>	$P_D$	0.9	W
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient	$t \leq 10s$	75	90	°C/W
Maximum Junction-to-Ambient	Steady-State	120	145	°C/W







**Note 1.** Mounted on minimum pad PCB.






**Note 2.** PW <300 μs pulses, duty cycle 0.5% max







**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{SSS}}$	Source-Source Breakdown Voltage	$I_S=250\mu\text{A}, V_{GS}=0\text{V}$ , Test Circuit 6	30			V
$I_{\text{SSS}}$	Zero Gate Voltage Source Current	$V_{SS}=30\text{V}, V_{GS}=0\text{V}$ , Test Circuit 1 $T_J=55^\circ\text{C}$		1	5	$\mu\text{A}$
$I_{GSS}$	Gate leakage current	$V_{SS}=0\text{V}, V_{GS}=\pm 16\text{V}$ , Test Circuit 2			$\pm 10$	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{SS}=V_{GS}, I_S=250\mu\text{A}$ , Test Circuit 3	1.4	1.8	2.2	V
$R_{SS(\text{ON})}$	Static Source to Source On-Resistance	$V_{GS}=10\text{V}, I_S=5\text{A}$ , Test Circuit 4 $T_J=125^\circ\text{C}$		7.2	8.8	
		$V_{GS}=4.5\text{V}, I_S=5\text{A}$ , Test Circuit 4		10	12.2	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{SS}=5\text{V}, I_S=5\text{A}$ , Test Circuit 3		25		S
$V_{FSS}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$ , Test Circuit 5	0.71	1		V
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$ ,		1130		$\text{pF}$
$C_{oss}$	Output Capacitance			500		$\text{pF}$
$C_{rss}$	Reverse Transfer Capacitance			90		$\text{pF}$
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{SS}=0\text{V}, f=1\text{MHz}$		1.1		$\Omega$
<b>SWITCHING PARAMETERS</b>						
$t_{D(on)}$	Turn-On Delay Time	$V_{G1S1}=10\text{V}, V_{SS}=15\text{V}, R_L=3\Omega, R_{GEN}=3\Omega$		8		ns
$t_r$	Turn-On Rise Time			16		ns
$t_{D(off)}$	Turn-Off Delay Time			25		ns
$t_f$	Turn-Off Fall Time			5		ns
$Q_g$	Total Gate Charge			20		nC

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Fig 1: On-Region Characteristics**

**Figure 2: Transfer Characteristics**

**Figure 3: On-Resistance vs. Drain Current and Gate Voltage**

**Figure 4: On-Resistance vs. Junction Temperature**

**Figure 5: On-Resistance vs. Gate-Source Voltage**

**Figure 6: Body-Diode Characteristics**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


<b>TEST CIRCUIT 1 Isss</b> POSITIVE VSS FOR ISSS+ NEGATIVE VSS FOR ISSS- 	<b>TEST CIRCUIT 2 Igss1, 2</b> POSITIVE VGS FOR IGSS1+ NEGATIVE VGS FOR IGSS1- When FET1 is measured between GATE and SOURCE of FET2 are shorted 
<b>TEST CIRCUIT 3 Vgs (off)</b> When FET1 is measured between GATE and SOURCE of FET2 are shorted 	<b>TEST CIRCUIT 4 Rss (on)</b> Vss/Is 
<b>TEST CIRCUIT 5 V f(ss)1, 2</b> When FET1 measured FET2 VGS=4.5V 	<b>TEST CIRCUIT 6 BV dss</b> POSITIVE VSS FOR ISSS+ NEGATIVE VSS FOR ISSS- 
<b>TEST CIRCUIT 7 BV gs01, 2</b> POSITIVE VSS FOR ISSS+ NEGATIVE VSS FOR ISSS- When FET1 is measured between GATE and SOURCE of FET2 are shorted 