


Half-bridge gate driver

Features

- High voltage rail up to 600 V
- dV/dt immunity ± 50 V/nsec in full temperature range
- Driver current capability:
 - 290 mA source,
 - 430 mA sink
- Switching times 75/35 nsec rise/fall with 1 nF load
- 3.3 V, 5 V CMOS/TTL inputs comparators with hysteresis
- Integrated bootstrap diode
- Uncommitted comparator
- Adjustable dead-time
- Compact and simplified layout
- Bill of material reduction
- Flexible, easy and fast design

Application

- Motor driver for home appliances
- Factory automation
- Industrial drives and fans
- HID ballasts
- Power supply units



Description

The L6393 is a high-voltage device manufactured with the BCD “OFF-LINE” technology. It is a single chip half-bridge gate driver for N-channel power MOSFET or IGBT.

The high side (floating) section is designed to stand a voltage rail up to 600 V.

The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing microcontroller/DSP.

The IC embeds an uncommitted comparator available for protections against overcurrent, overtemperature, etc.

Table 1. Device summary


Order codes	Package	Packaging
L6393N	DIP-14	Tube
L6393D	SO-14	
L6393DTR		Tape and reel

Contents

1	Block diagram	3
2	Pin connection	4
3	Truth table	5
4	Electrical data	6
4.1	Absolute maximum ratings	6
4.2	Thermal data	6
4.3	Recommended operating conditions	7
5	Electrical characteristics	8
5.1	AC operation	8
5.2	DC operation	10
6	Waveforms definition	12
7	Typical application diagram	13
8	Bootstrap driver	14
8.1	CBOOT selection and charging	14
9	Package mechanical data	16
10	Revision history	18

1 Block diagram

Figure 1. Block diagram



2 Pin connection

Figure 2. Pin connection (top view)




Table 2. Pin description

Pin N#	Pin name	Type	Function
1	PHASE	I	Driver logic input (active high)
2	$\overline{SD}$ ⁽¹⁾	I	Shut down input (active low)
3	$\overline{BRAKE}$	I	Driver logic input (active low)
4	VCC	P	Lower section supply voltage
5	DT	I	Dead time setting
6	CPOUT	O	Comparator output (open drain)
7	GND	P	Ground
8	CP-	I	Comparator negative input
9	CP+	I	Comparator positive input
10	LVG ⁽¹⁾	O	Low side driver output
11	NC		Not connected
12	OUT	P	High side (floating) common voltage
13	HVG ⁽¹⁾	O	High side driver output
14	BOOT	P	Bootstrapped supply voltage

1. The circuit provides less than 1 V on the LVG and HVG pins (@ $I_{sink} = 10 \text{ mA}$), with $VCC > 3 \text{ V}$. This allows omitting the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low; the gate driver assures low impedance also in SD condition.

3 Truth table

Table 3. Truth table

Inputs			Outputs	
$\overline{\text{SD}}$	PHASE	$\overline{\text{BRAKE}}$	LVG	HVG
L	X	X	L	L
H	L	L	H	L
H	L	H	H	L
H	H	L	H	L
H	H	H	L	H

Note: X: don't care

In the L6393 IC the two input signals PHASE and $\overline{\text{BRAKE}}$ are fed into an AND logic port and the resulting signal is in phase with the high side output HVG and in opposition of phase with the low side output LVG. This means that if $\overline{\text{BRAKE}}$ is kept to high level, the PHASE signal drives the half-bridge in phase with the HVG output and in opposition of phase with the LVG output. If $\overline{\text{BRAKE}}$ is set to low level the low side output LVG is always ON and the high side output HVG is always OFF, whatever the PHASE signal. This kind of logic interface provides the possibility to control the power stages using the PHASE signal to select the current direction in the bridge and the $\overline{\text{BRAKE}}$ signal to perform current slow decay on the low sides.

From the point of view of the logic operations the two signals PHASE and $\overline{\text{BRAKE}}$ are completely equivalent, that means the two signals can be exchanged without any change in the behavior on the resulting output signals (see the [Figure 1 on page 3](#)).

Note: The dead time between the turn OFF of one power switch and the turn ON of the other power switch is defined by the resistor connected between DT pin and the ground.

4 Electrical data

4.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		Min	max	
V_{CC}	Supply voltage	-0.3	21	V
V_{OUT}	Output voltage	$V_{boot} - 21$	$V_{boot} + 0.3$	V
V_{boot}	Bootstrap voltage	-0.3	620	V
V_{hvg}	High side gate output voltage	$V_{OUT} - 0.3$	$V_{boot} + 0.3$	V
V_{lvg}	Low side gate output voltage	-0.3	$V_{CC} + 0.3$	V
V_{cp+}	Comparator positive input voltage	-0.3	$V_{CC} + 0.3$	V
V_{cp-}	Comparator negative input voltage	-0.3	$V_{CC} + 0.3$	V
V_i	Logic input voltage	-0.3	15	V
V_{od}	Open drain voltage	-0.3	15	V
dV_{OUT}/dt	Allowed output slew rate		50	V/ns
P_{tot}	Total power dissipation ($T_A = 25\text{ °C}$)		800	mW
T_J	Junction temperature		150	°C
T_{STG}	Storage temperature	-50	150	°C

Note: ESD immunity for pins 12, 13 and 14 is guaranteed up to 1 kV (human body model)

4.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	SO-14	DIP-14	Unit
$R_{th(JA)}$	Thermal resistance junction to ambient max.	165	100	°C/W

4.3 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Pin	Parameter	Test condition	Min	Max	Unit
V_{CC}	4	Supply voltage		10	20	V
$V_{BO}^{(1)}$	14-12	Floating supply voltage		9.8	20	V
V_{out}	12	DC Output voltage		- 9 ⁽²⁾	580	V
V_{CP-}	8	Comparator negative input voltage	$V_{CP+} \leq 2.5V$		$V_{CC(3)}$	V
V_{CP+}	9	Comparator positive input voltage	$V_{CP-} \leq 2.5V$		$V_{CC(3)}$	V
f_{sw}		Switching frequency	HVG, LVG load $C_L = 1\text{ nF}$		800	kHz
T_J		Junction temperature		-40	125	°C

1. $V_{BO} = V_{boot} - V_{out}$

2. LVG off. $V_{CC} = 10\text{ V}$. Logic is operational if $V_{boot} > 5\text{ V}$, refer to AN2785 for more details.

3. At least one of the comparator's input must be lower than 2.5V to guarantee proper operation.

5 Electrical characteristics

5.1 AC operation

$$V_{CC} = 15 \text{ V}, T_J = +25 \text{ }^{\circ}\text{C}$$

Table 7. AC operation electrical characteristics

Symbol	Pin	Parameter	Test condition	Min	Typ	Max	Unit
AC operation							
t_{on}	1,3 vs 10, 13	High/low side driver turn-on propagation delay	$V_{out} = 0 \text{ V}$ $V_{boot} = V_{CC}$ $C_L = 1 \text{ nF}$ $V_i = 0 \text{ to } 3.3 \text{ V}$ see Figure 3 on page 9	50	125	200	ns
t_{off}		High/low side driver turnoff propagation delay		50	125	200	ns
t_{sd}	2 vs 10, 13	Shut down to high/low side propagation delay		50	125	200	ns
MT		Delay matching, HS and LS turn-on/off				30	ns
DT	5	Dead time setting range ⁽¹⁾	$R_{DT} = 0, C_L = 1 \text{ nF}$	0.1	0.18	0.25	μs
			$R_{DT} = 37 \text{ k}\Omega, C_L = 1 \text{ nF}, C_{DT} = 100 \text{ nF}$	0.48	0.6	0.72	
			$R_{DT} = 136 \text{ k}\Omega, C_L = 1 \text{ nF}, C_{DT} = 100 \text{ nF}$	1.35	1.6	1.85	
			$R_{DT} = 260 \text{ k}\Omega, C_L = 1 \text{ nF}, C_{DT} = 100 \text{ nF}$	2.6	3.0	3.4	
MDT		Matching dead time ⁽²⁾	$R_{DT} = 0 \text{ }\Omega; C_L = 1 \text{ nF}$			80	ns
			$R_{DT} = 37 \text{ k}\Omega; C_L = 1 \text{ nF}; C_{DT} = 100 \text{ nF}$			120	
			$R_{DT} = 136 \text{ k}\Omega; C_L = 1 \text{ nF}; C_{DT} = 100 \text{ nF}$			250	
			$R_{DT} = 260 \text{ k}\Omega; C_L = 1 \text{ nF}; C_{DT} = 100 \text{ nF}$			400	
t_r	10, 13	Rise time	$C_L = 1 \text{ nF}$		75	120	ns
t_f		Fall time	$C_L = 1 \text{ nF}$		35	70	ns

1. See [Figure 4 on page 9](#)

2. $MDT = |DT_{LH} - DT_{HL}|$ see [Figure 5 on page 12](#)

Figure 3. Timing





Figure 4. Typical dead time vs. DT resistor value



5.2 DC operation

$V_{CC} = 15\text{ V}$; $T_J = +25\text{ }^{\circ}\text{C}$

Table 8. DC operation electrical characteristics

Symbol	Pin	Parameter	Test condition	Min	Typ	Max	Unit
Low supply voltage section							
V _{cc_hys}	4	V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}		V _{cc} UV turn ON threshold		9	9.5	10	V
V _{cc_thOFF}		V _{cc} UV turn OFF threshold		7.6	8	8.4	
I _{qccu}		Undervoltage quiescent supply current	V _{CC} = 7 V; $\overline{SD}$ = 5 V; PHASE and $\overline{BRAKE}$ = GND; R _{DT} = 0 Ω; CP + = GND; CP - = 0.5 V		110	150	μA
I _{qcc}		Quiescent current	V _{CC} = 15 V; $\overline{SD}$ = 5 V; PHASE and $\overline{BRAKE}$ = GND; R _{DT} = 0 Ω; CP + = GND; CP - = 0.5 V		600	1000	
Bootstrapped supply voltage section ⁽¹⁾							
V _{BO_hys}	14	V _{BO} UV hysteresis		0.8	1.0	1.2	V
V _{BO_thON}		V _{BO} UV turn ON threshold		8.2	9	9.8	V
V _{BO_thOFF}		V _{BO} UV turn OFF Threshold		7.3	8	8.7	V
I _{QBOU}		Undervoltage V _{BOOT} quiescent current	V _{BO} = 7 V $\overline{SD}$ = 5 V; PHASE and $\overline{BRAKE}$ = 5 V; R _{DT} = 0 Ω; CP + = GND; CP - = 0.5 V		40	100	μA
I _{QBO}		V _{BOOT} quiescent current	V _{BO} = 15 V $\overline{SD}$ = 5 V; PHASE and $\overline{BRAKE}$ = 5 V; R _{DT} = 0 Ω; CP + = GND; CP - = 0.5 V		140	210	
I _{LK}	High voltage leakage current	V _{hvg} = V _{out} = V _{boot} = 600 V			10		
R _{DSon}		Bootstrap driver on resistance ⁽²⁾	LVG ON		120		Ω
Driving buffers section							
I _{so}	10, 13	High/low side source short circuit current	V _{IN} = V _{ih} (t _p < 10 μs)	200	290		mA
I _{si}		High/low side sink short circuit current	V _{IN} = V _{il} (t _p < 10 μs)	250	430		mA
Logic inputs							
V _{il}	1, 2, 3	Low logic level voltage				0.8	V
V _{ih}		High logic level voltage		2.25			V

Table 8. DC operation electrical characteristics (continued)

Symbol	Pin	Parameter	Test condition	Min	Typ	Max	Unit
I_{PHASEh}	1	PHASE logic "1" input bias current	PHASE = 15 V	20	40	100	μA
I_{PHASEl}		PHASE logic "0" input bias current	PHASE = 0 V			1	
I_{BRAKEh}	3	$\overline{BRAKE}$ logic "1" input bias current	$\overline{BRAKE}$ = 15 V	20	40	100	
I_{BRAKEl}		$\overline{BRAKE}$ logic "0" input bias current	$\overline{BRAKE}$ = 0 V			1	
I_{SDh}	2	$\overline{SD}$ logic "1" input bias current	$\overline{SD}$ = 15 V	10	30	100	
I_{SDl}		$\overline{SD}$ logic "0" input bias current	$\overline{SD}$ = 0 V			1	

1. $V_{BO} = V_{boot} - V_{out}$

2. R_{DSon} is tested in the following way:


$R_{DSon} = [(V_{CC} - V_{CBOOT1}) - (V_{CC} - V_{CBOOT2})] / [I_1(V_{CC}, V_{CBOOT1}) - I_2(V_{CC}, V_{CBOOT2})]$ where I_1 is pin 14 current when $V_{CBOOT} = V_{CBOOT1}$, I_2 when $V_{CBOOT} = V_{CBOOT2}$.

Table 9. Sense comparator

Symbol	Pin	Parameter	Test conditions	Min	Typ	Max	Unit
V_{io}	8, 9	Input offset voltage		-15		15	mV
I_{ib}		Input bias current	$V_{CP+} = 1$ V			1	μA
V_{ol}	6	Open drain low level output voltage	$I_{od} = -3$ mA			0.5	V
t_{d_comp}		Comparator delay	$R_{pu} = 100$ k Ω to 5 V; $V_{CP-} = 0.5$ V		90	130	ns
SR	6	Slew rate	$C_L = 180$ pF, $R_{pu} = 5$ k Ω		60		V/ μs


6 Waveforms definition

Figure 5. Dead time waveform definition



7 Typical application diagram

Figure 6. Application diagram



8 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode ([Figure 7.a](#)). In the L6393 a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low side driver (LVG), with diode in series, as shown in [Figure 7.b](#). An internal charge pump ([Figure 7.b](#)) provides the DMOS driving voltage.

8.1 C_{BOOT} selection and charging

To choose the proper C_{BOOT} value the external MOS can be seen as an equivalent capacitor. This capacitor C_{EXT} is related to the MOS total gate charge:

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It has to be:

$$C_{BOOT} \gg C_{EXT}$$

e.g.: if Q_{gate} is 30 nC and V_{gate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop would be 300 mV.

If HVG has to be supplied for a long time, the C_{BOOT} selection has to take into account also the leakage and quiescent losses.

e.g.: HVG steady state consumption is lower than 200 μA, so if HVG T_{ON} is 5 ms, C_{BOOT} has to supply 1 μC to C_{EXT}. This charge on a 1 μF capacitor means a voltage drop of 1 V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has great leakage current).

This structure can work only if V_{OUT} is close to GND (or lower) and in the meanwhile the LVG is on. The charging time (T_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS R_{DSon} (typical value: 120 Ω). At low frequency this drop can be neglected. Anyway increasing the frequency it must be taken in to account.

The following equation is useful to compute the drop on the bootstrap DMOS:

$$V_{\text{drop}} = I_{\text{charge}} R_{\text{dson}} \rightarrow V_{\text{drop}} = \frac{Q_{\text{gate}}}{T_{\text{charge}}} R_{\text{dson}}$$


where Q_{gate} is the gate charge of the external power MOS, R_{DSon} is the on resistance of the bootstrap DMOS, and T_{charge} is the charging time of the bootstrap capacitor.

For example: using a power MOS with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the T_{charge} is 5 μs . In fact:

$$V_{\text{drop}} = \frac{30\text{nC}}{5\mu\text{s}} \cdot 120\Omega \sim 0.7\text{V}$$

V_{drop} has to be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

Figure 7. Bootstrap driver



AM02396v1

9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 10. DIP-14 mechanical data

Dim.	mm.			inch		
	Min	Typ	Max	Min	Typ	Max
a1	0.51			0.020		
B	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		15.24			0.600	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z	1.27		2.54	0.050		0.100

Figure 8. Package dimensions





Table 11. SO-14 mechanical data

Dim.	mm.			inch		
	Min	Typ	Max	Min	Typ	Max
A			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1	45° (typ.)					
D	8.55		8.75	0.336		0.344
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		7.62			0.300	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.68			0.026
S	8° (max.)					

Figure 9. Package dimensions



10 Revision history

Table 12. Document revision history

Date	Revision	Changes
03-Mar-2008	1	Initial release
18-Mar-2008	2	Cover page updated
17-Nov-2009	3	Updated: Cover page, Table 4 on page 6 , Table 6 on page 7 , Table 7 on page 8 , Table 8 on page 10 , Table 9 on page 11
11-Aug-2010	4	Updated: Table 1 on page 1 , Table 6 on page 7 and Table 8 on page 10

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com