


## Galvanic isolated octal high-side smart power solid state relay

#### **Datasheet - production data**



#### **Features**

Туре	V <sub>demag</sub> (1)	R <sub>DS(on)</sub> <sup>(1)</sup>	I <sub>OUT</sub> <sup>(1)</sup>	V <sub>cc</sub>
ISO8200B	V <sub>cc</sub> - 45 V	0.11 Ω	0.7 A	45 V

- 1. Per channel
- · Parallel input interface
- Direct and synchronous control mode
- · High common mode transient immunity
- Output current: 0.7 A per channel
- Short-circuit protection
- Channel overtemperature protection
- Thermal independence of separate channels
- · Common output disable pin
- · Case overtemperature protection
- Loss of GND<sub>cc</sub> and V<sub>cc</sub> protection
- Undervoltage shutdown with auto restart and hysteresis
- Overvoltage protection (V<sub>cc</sub> clamping)
- Very low supply current
- · Common fault open drain output
- 5 V and 3.3 V TTL/CMOS compatible I/Os
- Fast demagnetization of inductive loads
- Reset function for IC outputs disable
- ESD protection

 IEC 61000-4-2, IEC 61000-4-4, IEC 61000-4-5 and IEC 61000-4-8 compliant

### **Applications**

- Programmable logic control
- Industrial PC peripheral input/output
- · Numerical control machines
- Drivers for all types of loads (resistive, capacitive, inductive)

### **Description**

The ISO8200B is a galvanic isolated 8-channel driver featuring a very low supply current. It contains 2 independent galvanic isolated voltage domains ( $V_{cc}$  for the Power stage and  $V_{dd}$  for the Digital stage). Additional embedded functions are: loss of GND protection, undervoltage shutdown with hysteresis, and reset function for immediate power output shutdown.

The IC is intended to drive any kind of load with one side connected to ground. Active channel current limitation combined with thermal shutdown, (independent for each channel), and automatic restart, protect the device against overload and short-circuit. In overload conditions, if junction temperature overtakes threshold, the channel involved is turned off and on again automatically after the IC temperature decreases below a reset threshold. If this condition causes case temperature to reach limit threshold TCR, the overloaded channel is turned off and it only restarts when case and junction temperature decrease down to the reset thresholds. Nonoverloaded channels continue operating normally. An internal circuit provides an OR-wired not latched common FAULT indicator signaling the channel OVT. The FAULT pin is an open drain active low fault indication pin.

Contents ISO8200B

# **Contents**

1	Bloc	k diagram	6
2	Pin c	connection	7
3	Abso	olute maximum ratings	9
4	Ther	mal data	10
5	Elect	trical characteristics	10
6	Fund	ctional description	16
	6.1	Parallel interface	
		6.1.1 Input signals (IN1 to IN8)	
		6.1.2 Load input data (LOAD)	
		6.1.3 Output synchronization (SYNC)	
		6.1.4 Watchdog	
		6.1.5 Output enable (OUT_EN)	17
	6.2	Direct control mode (DCM)	18
	6.3	Synchronous control mode (SCM)	19
	6.4	Fault indication	
		6.4.1 Junction overtemperature and case overtemperature	
7	Pow	er section	24
	7.1	Current limitation	24
	7.2	Thermal protection	25
8	Reve	erse polarity protection	27
9	Reve	erse polarity on V <sub>dd</sub>	28
10	Dem	agnetization energy	29
11	Conv	ventions	30
	11.1	Supply voltage and power output conventions	30

ISO8200B	Cont	ents
12	Thermal information	. 30
	12.1 Thermal impedance	. 30
13	Package mechanical data	. 31
14	Ordering information	. 34
15	Revision history	. 35

List of tables ISO8200B

# List of tables

Table 1.	Pin description	7
Table 2.	Absolute maximum ratings	9
Table 3.	Thermal data	10
Table 4.	Power section	10
Table 5.	Digital supply voltage	11
Table 6.	Diagnostic pin and output protection function	11
Table 7.	Power switching characteristics (V <sub>CC</sub> = 24 V; -40 °C < T <sub>J</sub> < 125 °C)	12
Table 8.	Logic input and output	13
Table 9.	Parallel interface timings (V <sub>dd</sub> = 5 V; V <sub>cc</sub> = 24 V; -40 °C < T <sub>J</sub> < 125 °C)	14
Table 10.	IEC 60747-5-2 insulation characteristics	15
Table 11.	Interface signal operation (general)	16
Table 12.	Interface signal operation in direct control mode	18
Table 13.	Interface signal operation in synchronous control mode	20
Table 14.	PowerSO-36 mechanical data	31
Table 15.	Footprint data	33
Table 16.	Ordering information	34
Table 17.	Document revision history	35

ISO8200B List of figures

# **List of figures**

Figure 1.	Block diagram	6
Figure 2.	Pin connection (top view)	7
Figure 3.	R <sub>DS(on)</sub> measurement	12
Figure 4.	dV/dT ´	13
Figure 5.	td(ON)-td(OFF) synchronous mode	13
Figure 6.	td(ON)-td(OFF) direct control mode	13
Figure 7.	Watchdog behavior	17
Figure 8.	Output channel enable timing	17
Figure 9.	Direct control mode IC configuration	18
Figure 10.	Direct control mode time diagram	19
Figure 11.	Synchronous control mode IC configuration	20
Figure 12.	Synchronous control mode time diagram	21
Figure 13.	Multiple device synchronous control mode	21
Figure 14.	Thermal status update (DCM)	22
Figure 15.	Thermal status update (SCM)	23
Figure 16.	Current limitation with different load conditions	
Figure 17.	Thermal protection flowchart	25
Figure 18.	Thermal protection	26
Figure 19.	Reverse polarity protection	27
Figure 20.	Reverse polarity protection on V <sub>dd</sub>	28
Figure 21.	Maximum demagnetization energy vs. load current typical values	29
Figure 22.	Supply voltage and power output conventions	30
Figure 23.	Simplified thermal model	30
Figure 24.	PowerSO-36 mechanical drawings	32
Figure 25.	Footprint recommended data	32



Block diagram ISO8200B

# 1 Block diagram

Power Undervoltage detection Vdd [ Vcc management Vcc clamp SYNC Output clamp LOAD [ OUT\_EN[ Logic Logic IN1 фо∪ті Current limit ı IN8 Junction temperature detection FAULT Case temperature detection GNDdd[ ]GNDcc AM14889v1

Figure 1. Block diagram

ISO8200B Pin connection

#### Pin connection 2

36 OUT1 1 35 OUT1 1 34 OUT2 1 33 OUT2 1 32 OUT3 1 31 OUT3 1 30 OUT4 1 29 OUT4 1 28 OUT5 1 27 OUT5 NC □ V<sub>dd</sub>  $\square$  2 OUT\_EN = 3 SYNC 4 | LOAD 5 | IN1 6 | IN2 7 | IN3 **□** 8 I IN4 ☐ 9 I IN5 **□** 10 I 1 26 **□** OUT6 IN6 ☐ 11 I 1 25 □ OUT6 IN7 🗖 12 I | 25 | OUT6 | 24 | OUT7 | 23 | OUT7 | 22 | OUT8 | 21 | OUT8 | 20 | NC | 19 | GNDcc IN8 🗖 13 I FAULT | 14 I GNDdd 15 I NC = 16 I NC = 17 I NC = 18 L = TAB = Vcc AM14890v1

Figure 2. Pin connection (top view)

Table 1. Pin description

Pin	Name	Description
1	NC	Not connected
2	V <sub>dd</sub>	Positive logic supply
3	OUT_EN	Output enable
4	SYNC	Chip select
5	LOAD	Load input data
6	IN1	Channel 1 input
7	IN2	Channel 2 input
8	IN3	Channel 3 input
9	IN4	Channel 4 input
10	IN5	Channel 5 input
11	IN6	Channel 6 input
12	IN7	Channel 7 input
13	IN8	Channel 8 input
14	FAULT	Common fault indication - active low
15	GNDdd	Input logic ground, negative logic supply
16	NC	Not connected

Pin connection ISO8200B

Table 1. Pin description (continued)

Pin	Name	Description
17	NC	Not connected
18	NC	Not connected
19	GNDcc	Output power ground
20	NC	Not connected
21	OUT8	Channel 8 power output
22	OUT8	Channel 8 power output
23	OUT7	Channel 7 power output
24	OUT7	Channel 7 power output
25	OUT6	Channel 6 power output
26	OUT6	Channel 6 power output
27	OUT5	Channel 5 power output
28	OUT5	Channel 5 power output
29	OUT4	Channel 4 power output
30	OUT4	Channel 4 power output
31	OUT3	Channel 3 power output
32	OUT3	Channel 3 power output
33	OUT2	Channel 2 power output
34	OUT2	Channel 2 power output
35	OUT1	Channel 1 power output
36	OUT1	Channel 1 power output
TAB	TAB	Exposed tab internally connected to $V_{\text{cc}}$ , positive power supply voltage

# 3 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
$V_{CC}$	Power supply voltage	-0.3	45	V
V <sub>dd</sub>	Digital supply voltage	-0.3	6.5	V
V <sub>IN</sub>	DC input pins, I <sub>d</sub> and output enable voltage	-0.3	+6.5	V
V <sub>FAULT</sub>	Fault voltage	-0.3	+6.5	V
I <sub>GNDdd</sub>	DC digital ground reverse current		-25	mA
I <sub>OUT</sub>	Channel output current (continuous)		Internally limited	А
I <sub>GNDcc</sub>	DC power ground reverse current		-250	mA
I <sub>R</sub>	Reverse output current (per channel)		-5	Α
I <sub>IN</sub>	DC input pins, I <sub>d</sub> and output enable current	-10	+ 10	mA
I <sub>FAULT</sub>	Fault current	-10	+ 10	mA
V <sub>ESD</sub>	Electrostatic discharge with human body model (R = 1.5 K $\Omega$ ; C = 100 pF)		2000	V
EAS	Single pulse avalanche energy per channel not simultaneously		3	J
PTOT	Power dissipation at T <sub>c</sub> = 25 °C		Internally Iimited <sup>(1)</sup>	W
T <sub>J</sub>	Junction operating temperature		Internally limited <sup>(1)</sup>	°C
T <sub>STG</sub>	Storage temperature		-55 to 150	°C

<sup>1.</sup> Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operation of protection functions may reduce the IC lifetime.

Thermal data ISO8200B

## 4 Thermal data

Table 3. Thermal data

Symbol	Parameter	Max. value	Unit
R <sub>thj-case</sub>	Thermal resistance, junction-to-case <sup>(1)</sup>	1.3	°C/W
R <sub>thj-amb</sub>	Thermal resistance, junction-to-ambient	15	°C/W

<sup>1.</sup> For each channel.

# 5 Electrical characteristics

(10.5 V <  $V_{CC}$  < 36 V; -40 °C <  $T_{J}$  < 125 °C, unless otherwise specified).

**Table 4. Power section** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub> (under) <sub>THON</sub>	V <sub>cc</sub> undervoltage turn- ON threshold			9.5	10.5	V
V <sub>CC</sub> (under) <sub>THOFF</sub>	V <sub>cc</sub> undervoltage turn- OFF threshold			9		V
V <sub>cc</sub> (hys)	V <sub>cc</sub> undervoltage hysteresis		0.35	0.5		V
V <sub>ccclamp</sub>	Clamp on V <sub>cc</sub> pin	I <sub>clamp</sub> = 20 mA	45	50	52	٧
R <sub>DS(on)</sub>	On-state resistance (1)	I <sub>OUT</sub> = 0.5 A, T <sub>J</sub> = 25 °C I <sub>OUT</sub> = 0.5 A		0.12	0.24	Ω
R <sub>pd</sub>	Output pull-down resistor			210		kΩ
I <sub>cc</sub>	Power supply current	All channels in OFF state All channels in ON state		5 9		mA mA
I <sub>LGND</sub>	Ground disconnection output current	V <sub>cc</sub> = V <sub>gnd</sub> =0 V V <sub>OUT</sub> = -24 V			500	μΑ
V <sub>OUT</sub> (OFF)	Off-state output voltage	Channel OFF and I <sub>OUT</sub> = 0 A			1	V
I <sub>OUT</sub> (OFF)	Off-state output current	Channel OFF and V <sub>OUT</sub> = 0 V		_	5	μΑ

<sup>1.</sup> See Figure 3.

Table 5. Digital supply voltage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>dd</sub> (under)	V <sub>dd</sub> undervoltage protection turn-OFF threshold		2.8	2.9	3	V
V <sub>dd</sub> (hys)	V <sub>dd</sub> undervoltage hysteresis			0.1		V
l <sub>dd</sub>	V <sub>dd</sub> supply current	V <sub>dd</sub> =5 V and input channel with a steady logic level		4.5	6	mA

Table 6. Diagnostic pin and output protection function

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>FAULT</sub>	FAULT pin open drain voltage output low	I <sub>FAULT</sub> = 10 mA			0.4	٧
I <sub>LFAULT</sub>	FAULT output leakage current	V <sub>FAULT</sub> = 5 V			1	μA
<b>I</b> PEAK	Maximum DC output current <sup>(1)</sup>			1.4		Α
I <sub>LIM</sub>	Short-circuit current limitation	RLOAD = $0~\Omega$	0.7	1.1	1.7	Α
H <sub>yst</sub>	I <sub>LIM</sub> tracking limits	$RLOAD = 0 \Omega$		0.3		Α
T <sub>JSD</sub>	Junction shutdown temperature		150	170		°C
T <sub>JR</sub>	Junction reset temperature			150		°C
T <sub>HIST</sub>	Junction thermal hysteresis			20		°C
T <sub>CSD</sub>	Case shutdown temperature		115	130	145	°C
T <sub>CR</sub>	Case reset temperature			110		°C
T <sub>CHYST</sub>	Case thermal hysteresis			20		°C
V <sub>demag</sub>	Output voltage at turn-OFF	$I_{OUT} = 0.5 \text{ A}; I_{LOAD} > = 1 \text{ mH}$	V <sub>cc</sub> -45	V <sub>cc</sub> -50	V <sub>cc</sub> -52	V

<sup>1.</sup> Current level from open load to short-circuit until thermal intervention.

Electrical characteristics ISO8200B

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
dV/dt(ON)	Turn-ON voltage slope	$I_{OUT}$ = 0.5 A, resistive load 48 $\Omega$	-	5.6	-	V/µs
dV/dt(OFF)	Turn-OFF voltage slope	$I_{OUT}$ = 0.5 A, resistive load 48 $\Omega$	-	2.81	-	V/µs
td(ON)	Turn-ON delay time <sup>(1)</sup>	$I_{OUT}$ = 0.5 A, resistive load 48 $\Omega$	-	17	-	μs
td(OFF)	Turn-OFF delay time (1)	$I_{OUT}$ = 0.5 A, resistive load 48 $\Omega$	-	22	-	μs
t <sub>f</sub>	Fall time (1)	$I_{OUT}$ = 0.5 A, resistive load 48 $\Omega$	-	5	-	μs
t <sub>r</sub>	Rise time <sup>(1)</sup>	$I_{OUT}$ = 0.5 A, resistive load 48 $\Omega$	-	5	-	μs

<sup>1.</sup> See Figure 4, Figure 5, and Figure 6.

Figure 3. R<sub>DS(on)</sub> measurement




Figure 4. dV/dT

Figure 5. td(ON)-td(OFF) synchronous mode




Figure 6. td(ON)-td(OFF) direct control mode




Table 8. Logic input and output

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
VIL	Logic input, LOAD and OUT_EN low level voltage		-0.3		0.3 x V <sub>dd</sub>	V
VIH	Logic input, TOAD and OUT_EN high level voltage		0.7 x V <sub>dd</sub>		V <sub>dd</sub> +0.3	V
VI(HYST)	Logic input, LOAD and OUT_EN hysteresis voltage	V <sub>dd</sub> = 5 V		100		mV
lin	Logic input, LOAD and OUT_EN current	V <sub>IN</sub> = 5 V	10			μΑ
t <sub>WM</sub>	Power side watchdog time		272	320	400	μs

Electrical characteristics ISO8200B

Table 9. Parallel interface timings (V $_{dd}$  = 5 V; V $_{cc}$ = 24 V; -40 °C < T $_{J}$  < 125 °C)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t <sub>su(SYNC)</sub>	SYNC setup time	Sync. control mode	80			ns
t <sub>h(SYNC)</sub>	SYNC hold time	Sync. control mode	80			ns
t <sub>dis(SYNC)</sub>	SYNC disable time	Sync. control mode	10			μ
t <sub>dis(DCM)</sub>	SYNC LOAD disable time	Direct control mode	80			ns
t <sub>w(SYNC)</sub>	SYNC negative pulse width	Sync. control mode	20		195	μs
t <sub>su(LOAD)</sub>	LOAD setup time	Sync. control mode	80			ns
t <sub>h(LOAD)</sub>	LOAD hold time	Sync. control mode	400			ns
t <sub>w(LOAD)</sub>	LOAD pulse width	Sync. control mode	240			ns
t <sub>su(IN)</sub>	Input setup time		80			ns
t <sub>h(IN)</sub>	Input hold time		10			ns
	Input pulse width	Sync. control mode	160			ns
t <sub>w(IN)</sub>	Input pulse width	Direct control mode	20			μs
t <sub>INLD</sub>	IN to LOAD time	Direct control mode. From IN variation to LOAD falling edge.	80			ns
t <sub>LDIN</sub>	LOAD to IN time	Direct control mode. From LOAD falling edge to IN variation.	400			ns
t <sub>w(OUT_EN)</sub>	OUT_EN pulse width		150			ns
t <sub>p(OUT_EN)</sub>	OUT_EN propagation delay			td <sub>(OFF)</sub>		μs
t <sub>jitter</sub> (SCM)	Jitter on single channel	Sync. mode			6	μs
f <sub>refresh</sub>	Refresh delay			15		kHz

Table 10. IEC 60747-5-2 insulation characteristics

Symbol	Parameter	Test condition	Value	Unit
СТІ	Comparative tracking index (tracking resistance)	DIN IEC 112/VDE 0303 part1	≥ 400	V
	Isolation group	Material group (DIN VDE 0110, 1/89, table 1	II	
V <sub>ISO</sub>	Isolation voltage per UL 1577	100% production $V_{TEST} = 1.2 \times V_{ISO} = 1644 \text{ V},$ t = 1  s	1370	V <sub>PEAK</sub>
V <sub>PR</sub>	Input-to-output test voltage as per IEC 60747-5-2	100% production test method b, t <sub>m</sub> = 1 s partial discharge < 5 pC	1644	V <sub>PEAK</sub>
		Characterization test method a, t <sub>m</sub> = 10 s partial discharge < 5 pC	1315	V <sub>PEAK</sub>
V <sub>IOTM</sub>	Transient overvoltage as per IEC 60747-5-2	Characterization test $V_{TEST} = 1.2 \text{ x } V_{IOTM},$ $t = 60 \text{ s}$	3500	V <sub>PEAK</sub>
CLR	Clearance (minimum external air gap)	Measured from input terminals to output terminals, the shortest distance through air	2.6	mm
CPG	Creepage (minimum external tracking)	Measured from input terminals to output terminals, the shortest distance path analog body	2.6	mm

### 6 Functional description

### 6.1 Parallel interface

Smart parallel interface built-in ISO8200B offers three interfacing signals easily manageable from a microcontroller.

The LOAD signal enables the input buffer storing the value of the channel inputs.

The SYNC signal copies the input buffer value into the transmission buffer and manages the synchronization between low voltage side and the channel outputs on the isolated side.

The OUT\_EN signal enables the channel outputs.

An internal refresh signal updates the configuration of the channel outputs with a  $f_{refresh}$  frequency. This signal can be disabled forcing low the  $\overline{SYNC}$  input when  $\overline{LOAD}$  is high.

Managing SYNC and LOAD pins in direct control mode (DCM) or synchronous control mode (SCM) can be implemented.

The operation of these two signals is described by the following table:

LOAD SYNC OUT\_EN **Device behavior** Don't care Don't care Low (1) The outputs are disabled (turned off) High High High The outputs are left unchanged The input buffer is enabled Low High High The outputs are left unchanged The internal refresh signal is disabled High Low High The transmission buffer is updated The outputs are left unchanged The device operates in direct control mode as Low Low High described in the respective paragraph

Table 11. Interface signal operation (general)

### 6.1.1 Input signals (IN1 to IN8)

Inputs from IN1 to IN8 are the driving signals of the corresponding <u>OUT1</u> to OUT8 outputs. The present data are direct loaded on related out<u>puts if SYNC</u> and <u>LOAD</u> inputs are low (DCM operation) or stored into input buffer when LOAD is low and SYNC is high.

## 6.1.2 Load input data (LOAD)

The input is active low; it stores the present data of IN1 to IN8 into the input buffer.

## 6.1.3 Output synchronization (SYNC)

The input is active low; it enables the ISO8200B transmission buffer loading the present data of input buffer and manages the transmission between the two isolated sides of the device.

<sup>1.</sup> The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.

### 6.1.4 Watchdog

The isolated side of the device provides a watchdog function in order to guarantee a safe condition when  $V_{dd}$  supply voltage is missing.

If the logic side does not update the output status within  $t_{WD}$ , all the outputs are disabled until a new update request is received.

The refresh signal is also considered a valid update signal, so the isolated side watchdog does not protect the system from a failure of the host controller (e.g. MCU freezing).




Figure 7. Watchdog behavior

### 6.1.5 Output enable (OUT\_EN)

This pin provides a fast way to disable all the outputs simultaneously. When the OUT\_EN pin is driven low the outputs are disabled. To enable the output stage, it is then necessary to raise the OUT\_EN pin. This timing execution is compatible with an external reset push from the operator, safety requirement, and permits in a PLC system, a microcontroller polling to obtain all internal information during a reset procedure.




Figure 8. Output channel enable timing

### 6.2 Direct control mode (DCM)

When SYNC and LOAD inputs are driven by the same signal, the device operates in direct control mode (DCM).

In DCM the SYNC / LOAD signal operates as an active low input enable:

- when the signal is high, the current output configuration is kept regardless of the input values;
- when the signal is low, each channel input directly drives the respective output.

This operation mode can also be set shorting both the signals to the digital ground; in this case the channel outputs are always directly driven by the inputs except when OUT\_EN is low (outputs disabled).

 SYNC / LOAD
 OUT\_EN
 Device behavior

 Don't care
 Low<sup>(1)</sup>
 The outputs are disabled (turned off)

 High
 High
 The outputs are left unchanged

 Low
 High
 The channel inputs drive the outputs

Table 12. Interface signal operation in direct control mode

<sup>1.</sup> The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.




Figure 9. Direct control mode IC configuration




Figure 10. Direct control mode time diagram

### 6.3 Synchronous control mode (SCM)

When SYNC and LOAD inputs are independently driven, the device can operate in synchronous control mode (SCM). The SCM is used to reduce the jittering of the outputs and to drive all the outputs of different devices at the same time.

In SCM the LOAD signal is forced low in order to update the input buffer while the SYNC signal is high. After that, the LOAD signal is raised and the SYNC one is forced low for at least t<sub>SYNC(SCM)</sub>. During this period, the internal refresh is disabled and any pending transmission between the low voltage and the isolated side is completed. When the SYNC signal is raised the channel output configuration is changed according to the one stored in the input.


If the t<sub>SYNC(SCM)</sub> limit is met, the maximum jitter of the channel outputs is t<sub>iitter</sub>(SCM).

If more devices share the same SYNC signal, all device outputs change simultaneously with a maximum jitter related to maximum delay and maximum jitter for single devices.

	rabio for interface digital operation in cyfforn effects continue interface			
LOAD	SYNC	OUT_EN	Device behavior	
Don't care	Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off).	
High	High	High	The outputs are left unchanged.	
Low	High	High	The input buffer is enabled. The outputs are left unchanged.	
High	Low	High	The internal refresh signal is disabled. The transmission buffer is updated. The outputs are left unchanged.	
High	Rising edge	High	The outputs are updated according to the current transmission buffer value.	
Low	Low	High	Should be avoided (DCM operation only).	

Table 13. Interface signal operation in synchronous control mode

<sup>1.</sup> The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low.



20/36 DocID023802 Rev 5






Figure 12. Synchronous control mode time diagram





### 6.4 Fault indication

The FAULT pin is an active low open drain output indicating fault conditions. This pin is activated when at least one of the following conditions occurs:

- Junction overtemperature of one or more channels (T<sub>J</sub> >T<sub>TJSD</sub>)
- Communication error

### 6.4.1 Junction overtemperature and case overtemperature

The thermal status of the device is updated during each transmission sequence between the two isolated sides.

In SCM operation, when the  $\overline{\text{LOAD}}$  signal is high and the  $\overline{\text{SYNC}}$  one is low, the communication is disabled. In this case the thermal status of the device cannot be updated and the  $\overline{\text{FAULT}}$  indication maybe be different from the current status.

In any case, the thermal protection of the channel outputs are always operative.




Figure 14. Thermal status update (DCM)




Figure 15. Thermal status update (SCM)

Power section ISO8200B


### 7 Power section

### 7.1 Current limitation

The current limitation process is activated when the current sense connected on the output stage measures a current value, which is higher than a fixed threshold.

When this condition is verified the gate voltage is modulated to avoid output current increasing over the limitation value.

Figure 16 shows typical output current waveforms with different load conditions.



ISO8200B Power section

### 7.2 Thermal protection

The device is protected against overheating due to overload conditions. During the driving period, if the output is overloaded, the device suffers two different thermal stresses, the former related to the junction, and the latter related to the case.

The two faults have different trigger thresholds: the junction protection threshold is higher than the case protection one; generally the first protection that is activated in thermal stress conditions is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold. This behavior continues until the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated and the output is switched off and back on when the junction temperature of each channel in fault and case temperature are below the respective reset thresholds.

*Figure 17* shows the thermal protection behavior, while *Figure 11* reports typical temperature trends and output vs. input state.





Figure 17. Thermal protection flowchart

Power section ISO8200B

Figure 18. Thermal protection



## 8 Reverse polarity protection

Reverse polarity protection can be implemented on board using two different solutions:

- Placing a resistor (R<sub>GND</sub>) between IC GND pin and load GND
- 2. Placing a diode between IC GND pin and load GND

If option 1 is selected, the minimum resistance value has to be selected according to the following equation:

#### **Equation 1**

where I<sub>GNDcc</sub> is the DC reverse ground pin current and can be found in *Section 3: Absolute maximum ratings* of this datasheet.

Power dissipated by R<sub>GND</sub> during reverse polarity situations is:

#### **Equation 2**

$$P_D = (V_{CC})^2 / R_{GND}$$


If option 2 is selected, the diode has to be chosen by taking into account VRRM  $>|V_{cc}|$  and its power dissipation capability:

#### **Equation 3**

$$P_D \ge I_S^*V_F$$

Note:

In normal conditions (no reverse polarity) due to the diode, there is a voltage drop between GND of the device and GND of the system.



This schematic can be used with any type of load.

47/

# 9 Reverse polarity on V<sub>dd</sub>

The reverse polarity on  $V_{dd}$  can be implemented on board by placing a diode between  $GND_{dd}$  pin and GND digital ground.


The diode has to be chosen by taking into account VRRM  $>|V_{dd}|$  and its power dissipation capability:

#### **Equation 4**

$$P_D \ge I_{dd}^* V_F$$

Note:

In normal conditions (no reverse polarity), due to the diode, there is a voltage drop between  ${\sf GND}_{\sf dd}$  of the device and digital ground of the system.



# 10 Demagnetization energy




Figure 21. Maximum demagnetization energy vs. load current typical values

**Conventions** ISO8200B

#### 11 **Conventions**

#### 11.1 Supply voltage and power output conventions

Figure 22 shows the convention used in this paper for voltage and current usage.

ldd Icc FAULT lιΝ Vdd IN Vcc OUT\_EN OUT\_EN SYNC SYNC LOAD GNDdd AM14997v1

Figure 22. Supply voltage and power output conventions

#### 12 Thermal information

#### 12.1 Thermal impedance

Rthc\_a Rth1a Rth2 Tj1 Rth1b Cth Rth1h Tj8 -AM14998v1

Figure 23. Simplified thermal model

# 13 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

Table 14. PowerSO-36 mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A			3.60
a1	0.10		0.30
a2			3.30
a3	0		0.10
b	0.22		0.38
С	0.23		0.32
D(1)	9.40		9.80
Е	13.90		14.50
E1(1)	10.90		11.10
E2			2.90
E3	5.8		6.2
е		0.65	
e3		11.05	
G	0		0.10
Н	15.50		15.90
h			1.10
L	0.80		1.10
N			10°
S	0°		8°




Figure 24. PowerSO-36 mechanical drawings






Table 15. Footprint data

Dim.	mm
А	9.5
В	14.7-15.0
С	12.5-12.7
D	6.3
E	0.46
G	0.65

Ordering information ISO8200B

# 14 Ordering information

Table 16. Ordering information

Order code	Package	Packaging
ISO8200B	PowerSO-36	Tube
ISO8200BTR	PowerSO-36	Tape and reel

ISO8200B Revision history

# 15 Revision history

Table 17. Document revision history

Date	Revision	Changes
19-Oct-2012	1	Initial release.
01-Jul-2013	2	Updated Figure 25: Footprint recommended data and Table 15: Footprint data.
28-Oct-2013	3	Document status promoted from preliminary to production data.  Added IEC bullet to features.  Updated <i>Table 4</i> , <i>Table 6</i> , <i>Table 7</i> , and <i>Table 9</i> .  Deleted table titled: "Insulation and safety-related specifications" and table titled: "Device immunity specifications".  Changed <i>Table 10: IEC 60747-5-2 insulation characteristics</i> Changed <i>Figure 10</i> .
12-Nov-2013	4	Added to Table 10 CLR and CPG parameters.
29-Nov-2013 5		Removed V <sub>IORM</sub> parameter from <i>Table 10</i> .  Updated <i>Section 8: Reverse polarity protection</i> .  Added <i>Section 9: Reverse polarity on V<sub>dd</sub></i> and <i>Section 10: Demagnetization energy</i> .  Changed <i>Figure 19</i> .  Added <i>Figure 20</i> and <i>Figure 21</i> .

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

36/36 DocID023802 Rev 5

