STM32L100RC



Ultra-low-power 32-bit MCU ARM-based Cortex-M3, 256KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DACs

Datasheet - production data

Features

- Ultra-low-power platform
 - 1.8 V to 3.6 V power supply
 - -40 °C to 85 °C temperature range
 - 0.35 μA Standby mode (3 wakeup pins)
 - 1.3 μA Standby mode + RTC
 - 0.65 μA Stop mode (16 wakeup lines)
 - 1.5 μA Stop mode + RTC
 - 11 μA Low-power Run mode
 - 238 μA/MHz Run mode
 - 10 nA ultra-low I/O leakage
 - 8 µs wakeup time
- Core: ARM® 32-bit Cortex[™]-M3 CPU
 - From 32 kHz up to 32 MHz max
 - 33.3 DMIPS peak (Dhrystone 2.1)
 - Memory protection unit
- · Reset and supply management
 - Low power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low-power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 24 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High Speed Internal 16 MHz
 - Internal Low Power 37 kHz RC
 - Internal multispeed low power 65 kHz to 4.2 MHz
 - PLL for CPU clock and USB (48 MHz)
- · Pre-programmed bootloader
 - USB and USART supported
- Development support
 - Serial wire debug supported
 - JTAG supported
- 51 fast I/Os (42 I/Os 5V tolerant), all mappable on 16 external interrupt vectors



LQFP64 (10 × 10 mm)

- Memories
 - 256 KB Flash with ECC
 - 16 KB RAM
 - 4 KB of true EEPROM with ECC
 - 20 B Backup Register
- LCD Driver for up to 8x28 segments
- Analog peripherals
 - 12-bit ADC 1Msps up to 20 channels
 - 12-bit DACs 2 channels with output buffers
 - 2x Ultra-low-power-comparators (window mode and wake up capability)
- DMA controller 12x channels
- 9x peripherals communication interface
 - 1xUSB 2.0 (internal 48 MHz PLL)
 - 3xUSART
 - 3xSPI 16 Mbits/s (2x SPI with I2S)
 - 2xI2C (SMBus/PMBus)
- 10x timers: 6x 16-bit with up to 4 IC/OC/PWM channels, 2x 16-bit basic timer, 2x watchdog timers (independent and window)
- CRC calculation unit

Contents STM32L100RC

Contents

1	Intro	duction	l	8
2	Desc	ription		9
	2.1	Device	overview	0
	2.2	Ultra-lo	ow-power device continuum	1
		2.2.1	Performance 1	1
		2.2.2	Shared peripherals1	1
		2.2.3	Common system strategy	1
		2.2.4	Features	1
3	Fund	ctional c	overview	2
	3.1	Low po	ower modes 1	3
	3.2	$ARM^{ exttt{@}}$	Cortex [™] -M3 core with MPU	7
	3.3	Reset	and supply management	8
		3.3.1	Power supply schemes1	8
		3.3.2	Power supply supervisor1	8
		3.3.3	Voltage regulator	9
		3.3.4	Boot modes	9
	3.4	Clock r	management 2	0
	3.5	Low po	ower real-time clock and backup registers	2
	3.6	GPIOs	(general-purpose inputs/outputs)	2
	3.7	Memor	ries 2	3
	3.8	DMA (d	direct memory access)	:3
	3.9	LCD (li	iquid crystal display)	:3
	3.10	ADC (a	analog-to-digital converter)	4
		3.10.1	Internal voltage reference (V _{REFINT})	<u>'</u> 4
	3.11	DAC (d	digital-to-analog converter)	4
	3.12	Ultra-lo	ow-power comparators and reference voltage 2	:5
	3.13	System	n configuration controller and routing interface	:5
	3.14	•	and watchdogs	
	J	3.14.1	General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11) . 2	
		3.14.2	Basic timers (TIM6 and TIM7)	
		3.14.3	SysTick timer	

		3.14.4	Independent watchdog (IWDG)	
		3.14.5	Window watchdog (WWDG)	
	3.15		unication interfaces	
		3.15.1	I ² C bus	
		3.15.2	Universal synchronous/asynchronous receiver transmitter (USART) .	
		3.15.3	Serial peripheral interface (SPI)	
		3.15.4	Inter-integrated sound (I2S)	
		3.15.5	Universal serial bus (USB)	. 28
	3.16	CRC (d	cyclic redundancy check) calculation unit	. 28
	3.17	Develo	pment support	. 28
4	Pin c	lescript	ions	. 29
5	Mem	ory ma _l	pping	. 39
6	Elect	trical ch	aracteristics	. 40
	6.1	Param	eter conditions	. 40
		6.1.1	Minimum and maximum values	. 40
		6.1.2	Typical values	. 40
		6.1.3	Typical curves	. 40
		6.1.4	Loading capacitor	. 40
		6.1.5	Pin input voltage	. 40
		6.1.6	Power supply scheme	. 41
		6.1.7	Optional LCD power supply	. 42
		6.1.8	Current consumption measurement	. 42
	6.2	Absolu	te maximum ratings	. 43
	6.3	Operat	ing conditions	. 44
		6.3.1	General operating conditions	. 44
		6.3.2	Embedded reset and power control block characteristics	. 44
		6.3.3	Embedded internal reference voltage	. 46
		6.3.4	Supply current characteristics	. 47
		6.3.5	External clock source characteristics	. 58
		6.3.6	Internal clock source characteristics	. 64
		6.3.7	PLL characteristics	. 67
		6.3.8	Memory characteristics	. 67
		6.3.9	EMC characteristics	. 69
		6.3.10	Absolute maximum ratings (electrical sensitivity)	. 70

9	Revi	sion his	story
8	Orde	ering inf	ormation scheme101
		7.2.1	Reference document
	7.2	Therma	al characteristics
	7.1	Packag	ge mechanical data96
7	Pack	kage cha	aracteristics 96
		6.3.20	LCD controller
		6.3.19	Comparator
		6.3.18	DAC electrical specifications
		6.3.17	12-bit ADC characteristics
		6.3.16	I2S characteristics
		6.3.15	Communications interfaces
		6.3.14	TIM timer characteristics
		6.3.13	NRST pin characteristics
		6.3.12	I/O port characteristics
		6.3.11	I/O current injection characteristics

STM32L100RC List of tables

List of tables

Table 1.	Ultralow power STM32L100RC device features and peripheral counts	10
Table 2.	Functionalities depending on the operating power supply range	15
Table 3.	CPU frequency range depending on dynamic voltage scaling	15
Table 4.	Functionalities depending on the working mode (from Run/active down to	
	standby)	
Table 5.	Internal voltage reference measured values	
Table 6.	Timer feature comparison	
Table 7.	STM32L100RC pin definitions	30
Table 8.	Alternate function input/output	34
Table 9.	Voltage characteristics	43
Table 10.	Current characteristics	
Table 11.	Thermal characteristics	
Table 12.	General operating conditions	
Table 13.	Embedded reset and power control block characteristics	44
Table 14.	Embedded internal reference voltage	
Table 15.	Current consumption in Run mode, code with data processing running from Flash	
Table 16.	Current consumption in Run mode, code with data processing running from RAM	
Table 17.	Current consumption in Sleep mode	
Table 18.	Current consumption in Low power run mode	
Table 19.	Current consumption in Low power sleep mode	
Table 20.	Typical and maximum current consumptions in Stop mode	
Table 21.	Typical and maximum current consumptions in Standby mode	
Table 22.	Typical and maximum timings in Low power modes	
Table 24.	Peripheral current consumption	
Table 25.	High-speed external user clock characteristics	
Table 26.	Low-speed external user clock characteristics	
Table 27.	HSE 1-24 MHz oscillator characteristics	
Table 28.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 29.	HSI oscillator characteristics	
Table 30.	LSI oscillator characteristics	
Table 31.	MSI oscillator characteristics	
Table 32.	PLL characteristics	
Table 33.	RAM and hardware registers	
Table 35.	Flash memory and data EEPROM characteristics	
Table 36.	Flash memory and data EEPROM endurance and retention	
Table 37.	EMS characteristics	
Table 38.	EMI characteristics	
Table 39.	ESD absolute maximum ratings	
Table 40.	Electrical sensitivities	
Table 41.	I/O current injection susceptibility	
Table 42.	I/O static characteristics	
Table 43.	Output voltage characteristics	
Table 44.	I/O AC characteristics	
Table 45.	NRST pin characteristics	
Table 46.	TIMx characteristics	
Table 47.	I ² C characteristics	78
Table 48.	SCL frequency (f _{PCLK1} = 32 MHz, V _{DD} = 3.3 V)	
Table 49.	SPI characteristics	80



List of tables STM32L100RC

Table 50.	I2S characteristics	. 83
Table 51.	USB startup time	. 85
Table 52.	USB DC electrical characteristics	. 85
Table 53.	USB: full speed electrical characteristics	. 85
Table 54.	ADC clock frequency	. 86
Table 55.	ADC characteristics	. 86
Table 56.	ADC accuracy	. 88
Table 57.	R_{AIN} max for f_{ADC} = 16 MHz	. 89
Table 58.	DAC characteristics	. 91
Table 59.	Comparator 1 characteristics	. 93
Table 60.	Comparator 2 characteristics	. 94
Table 61.	LCD controller characteristics	. 95
Table 62.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	. 98
Table 63.	Thermal characteristics	
Table 64.	STM32L100RC ordering information scheme	101
Tahla 65	Document revision history	102

STM32L100RC List of figures

List of figures

igure 1.	Ultra-low-power STM32L100RC block diagram	2
igure 2.	Clock tree	1
igure 3.	STM32L100RC LQFP64 pinout	9
igure 4.	Memory map	9
igure 5.	Pin loading conditions	
igure 6.	Pin input voltage	C
igure 7.	Power supply scheme4	1
igure 8.	Optional LCD power supply scheme	2
igure 9.	Current consumption measurement scheme	2
igure 10.	Low-speed external clock source AC timing diagram	9
igure 11.	High-speed external clock source AC timing diagram	C
igure 12.	HSE oscillator circuit diagram	2
igure 13.	Typical application with a 32.768 kHz crystal	3
igure 14.	I/O AC characteristics definition	3
igure 15.	Recommended NRST pin protection	7
igure 16.	I ² C bus AC waveforms and measurement circuit	
igure 17.	SPI timing diagram - slave mode and CPHA = 08	1
igure 18.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ 8	
igure 19.	SPI timing diagram - master mode ⁽¹⁾	2
igure 20.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	4
igure 21.	I ² S master timing diagram (Philips protocol) ⁽¹⁾ 84	4
igure 22.	USB timings: definition of data signal rise and fall time	5
igure 23.	ADC accuracy characteristics	
igure 24.	Typical connection diagram using the ADC89	9
igure 25.	Power supply and reference decoupling90)
igure 26.	12-bit buffered /non-buffered DAC	
igure 27.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	7
igure 28.	Recommended footprint	9
igure 29.	Thermal resistance	C



Introduction STM32L100RC

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L100RC ultra-low-power ARM Cortex[™]-based microcontrollers product line. STM32L100RC device is a microcontroller with a Flash memory density of 256 Kbytes in a 64-pin package.

These features make the STM32L100RC microcontroller suitable for a wide range of applications:

- Medical and handheld equipment
- · Application control and user interface
- · PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors, Video intercom
- Utility metering

This STM32L100RC datasheet should be read in conjunction with the STM32L1xx reference manual (RM0038). The document "Getting started with STM32L1xxx hardware development" AN3216 gives a hardware implementation overview. Both documents are available from the STMicroelectronics website www.st.com.

For information on the Cortex™-M3 core please refer to the Cortex™-M3 Technical Reference Manual, available from the *www.arm.com* website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337g.

Figure 1 shows the general block diagram of the device family.

STM32L100RC Description

2 Description

The medium density plus ultra-low-power STM32L100RC incorporates the connectivity power of the universal serial bus (USB) with the high-performance ARM Cortex™-M3 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (256 Kbytes of Flash memory and 16 Kbytes of RAM) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L100RC device offers one 12-bit ADC, two DACs, two ultra-low-power comparators, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L100RC device contains standard and advanced communication interfaces: two I2Cs, three SPIs, two I2S, three USARTs and a USB.

It also includes a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller has a built-in LCD voltage generator that allows you to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L100RC operates from a 1.8 to 3.6 V power supply with BOR. It is available in the -40 to +85 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications







Description STM32L100RC

2.1 Device overview

Table 1. Ultralow power STM32L100RC device features and peripheral counts

Peripheral		STM32L100RC	
Flash (Kbytes)		256	
Data EEPROM (KI	bytes)	4	
RAM (Kbytes)		16	
16-bit Timers	General-purpose	6	
16-bit Timers	Basic	2	
	SPI/(I2S)	3/(2)	
Communica	I ² C	2	
tion interfaces	USART	3	
	USB	1	
GPIOs	·	51	
12-bit synchronized ADC Number of channels		1 20	
12-bit DAC Number total of channels		2 2	
LCD COM x SEG		4x32 or 8x28	
Comparators		2	
Max. CPU frequency		32 MHz	
Operating voltage		1.8 V to 3.6 V	
Operating temper	atures	Ambient temperature: -40 to +85 °C	
Package		LQFP64	

STM32L100RC Description

2.2 Ultra-low-power device continuum

The ultra-low-power STM32L1xx devices are fully pin-to-pin and software compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers ultra-low-power strategy which also includes STM8L101xx and STM8L15xx devices. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture and features.

They are all based on STMicroelectronics ultralow leakage process.

Note:

The ultra-low-power STM32L and general-purpose STM32Fxxxx families are pin-to-pin compatible. The STM8L15xxx devices are pin-to-pin compatible with the STM8L101xx devices. Please refer to the STM32F and STM8L documentation for more information on these devices.

2.2.1 Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex™-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx and STM32L1xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

2.2.3 Common system strategy

To offer flexibility and optimize performance, the STM8L15xxx and STM32L1xx families use a common architecture:

- Common power supply range from 1.8 V to 3.6 V
- Architecture optimized to reach ultralow consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector

2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 384 Kbytes

3 **Functional overview**




Figure 1. Ultra-low-power STM32L100RC block diagram

Legend: AF: alternate function

ADC: analog-to-digital converter BOR: brown out reset DMA: direct memory access DAC: digital-to-analog converter I²C: inter-integrated circuit multimaster interface

3.1 Low power modes

The ultra-low-power STM32L100RC supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges (refer to *Table 15: Current consumption in Run mode, code with data processing running from Flash* and *Table 16: Current consumption in Run mode, code with data processing running from RAM* for power consumption):

- Range 1 (V_{DD} range limited to 2.0V-3.6V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source)

Seven low power modes are provided to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off. Refer to *Table 17* for sleep mode power consumption.

Low power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the minimum clock (lower than 131 kHz), execution from SRAM or Flash memory, and internal regulator in low power mode to minimize the regulator's operating current. In Low power run mode, the clock frequency and the number of enabled peripherals are both limited. Refer to *Table 18* for low power run mode power consumption.

Low power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in Low power mode to minimize the regulator's operating current. In Low power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on. Refer to *Table 19* for low power sleep mode power consumption.

Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the VCORE domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.



Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup. Refer to *Table 20* for stop mode power consumption.

Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire VCORE domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Refer to *Table 21* for standby mode power consumption.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

57

Table 2. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range	I/O operation			
V _{DD} = 1.8 to 2.0 V	Conversion time up to 500 Ksps	Not functional	Range 2 or range 3	Degraded speed performance			
V _{DD} = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional ⁽¹⁾	Range 1, range 2 or range 3	Full speed operation			
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional ⁽¹⁾	Range 1, range 2 or range 3	Full speed operation			

^{1.} To be USB compliant from the IO voltage standpoint, the minimum $\rm V_{\rm DD}$ is 3.0 V.

Table 3. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3

Table 4. Functionalities depending on the working mode (from Run/active down to standby)

			Low-	Low-		Stop	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
CPU	Υ		Y					
Flash	Y	Y	Y	N			-	
RAM	Y	Y	Y	Y	Υ		-	
Backup Registers	Y	Y	Y	Y	Υ		Υ	
EEPROM	Y		Y	Y	Υ			
Brown-out rest (BOR)	Y	Y	Y	Y	Υ	Y	Υ	
DMA	Y	Υ	Y	Y				
Programable Voltage Detector (PVD)	Υ	Y	Y	Y	Υ	Y	Y	
Power On Reset (POR)	Y	Υ	Y	Y	Υ	Y	Υ	
Power Down Rest (PDR)	Y	Υ	Y	Y	Υ		Υ	
High Speed Internal (HSI)	Y	Y						
High Speed External (HSE)	Y	Y					-	
Low Speed Internal (LSI)	Y	Υ	Y	Y	Υ			
Low Speed External (LSE)	Y	Υ	Y	Y	Υ			
Multi-Speed Internal (MSI)	Y	Υ	Y	Y				
Inter-Connect Controler	Y	Υ	Y	Y				
RTC	Y	Y	Y	Y	Υ	Y	Υ	
RTC Tamper	Υ	Υ	Y	Y	Υ	Y	Υ	Υ
Auto WakeUp (AWU)	Y	Υ	Y	Y	Υ	Y	Υ	Y
LCD	Υ	Υ	Y	Υ	Υ			
USB	Υ	Y				Y		
USART	Υ	Υ	Y	Y	Υ	(1)	-	
SPI	Υ	Υ	Y	Υ				
I2C	Υ	Y	Υ	Y		(1)		

16/103

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)

			Low-	Low-	Stop		Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
ADC	Y	Y						
DAC	Y	Y	Y	Y	Υ			
Comparators	Y	Y	Y	Y	Υ	Y		
16-bit Timers	Y	Y	Y	Y				
IWDG	Y	Y	Y	Y	Υ	Y	Υ	Y
WWDG	Y	Y	Y	Y				
Systic Timer	Y	Y	Y	Y				
GPIOs	Y	Y	Y	Y	Υ	Y		3Pins
Wakeup time to Run mode	0 μs	0.36 µs	3 µs	32 µs	< 8 µs 50 µs		50 µs	
					0.65 μA (No RTC) V _{DD} =1.8V		0.35 μA (No RTC) V _{DD} =1.8V	
Consumption	238 μA/MHz 55 μA/MI	Downto	Down to 11 µA	Down to 4.4 µA	1.5 µA (with RTC) V _{DD} =1.8V		1 μA (with RTC) V _{DD} =1.8V	
V _{DD} =1.8V to 3.6V (Typ)		(from Flash)			0.65µA (No RTC) V _{DD} =3.0V		0.35 μA (No RTC) V _{DD} =3.0V	
						7 μA (with) V _{DD} =3.0V		3 μA (with 3) V _{DD} =3.0V

^{1.} The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before

3.2 ARM[®] Cortex[™]-M3 core with MPU

The ARM Cortex[™]-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L100RC is compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L100RC embeds a nested vectored interrupt controller able to handle up to 52 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving*, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.3 Reset and supply management

3.3.1 Power supply schemes

- V_{DD} = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.8 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

BOR is activated at power-on and operates between 1.8 V and 3.6 V.

After the V_{DD} threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently.

BOR ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low power run, Low power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC_CSR).

3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB. See STM32™ microcontroller system memory boot mode AN2606 for details. The HSI oscillator has to be calibrated to ±1% before using of the bootloader.

3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different clock sources can be used to drive the master clock SYSCLK:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
 When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



I Standby supplied voltage domain LSI RC LSI tempo LS RTC enable -LSE tempo LSE OSC Radio Sleep Timer Radio Sleep Timer enable . |@V_{DDCORE} 1 MHz LCD enable → @V33 -CK_ADC ADC enable -MSI RC ck_lsi level shifters @V_{DDCORE} / 1,2,4,8,16 not deepsleep / 2,4,8,16 <u>@</u>V33 HSI RC level shifters @V_{DDCORE} System clock not (sleep or deepsleep) @V33 HSE OSC /8 ck hsi AHB level shifters @V_{DDCORE} / 1,2,..512 @V33 APB1 prescaler PLL X 3,4,6,8,12 16,24,32,48 APB2 prescaler 1,2,4,8,16 / 1,2,4,8,16 / 2, 3, 4 1 MHz clock detector level shifters Clock @V_{DDCORE} HSE present or not usben and (not deepsleep) CK_USB48 ◀ ck_usb = Vco / 2 (Vco must be atz96 MH timer9en and (not deepsleep) CK_TIMTGO if (APB1 presc = 1)x1 else x2 apb1 periphen and (not deepsleep) MS18583V1

Figure 2. Clock tree

 For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 24 MHz or 32 MHz.

3.5 Low power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronisation.

A time stamp can record an external event occurrence, and generates an interrupt.

There are five 32-bit backup registers provided to store 20 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events.

3.7 Memories

The STM32L100RC devices have the following features:

• 16 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).

- The non-volatile memory is divided into three arrays:
 - 256 Kbytes of embedded Flash program memory
 - 4 Kbytes of data EEPROM
 - Options bytes

The options bytes are used to write-protect or read-out protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.8 DMA (direct memory access)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I^2C , USART, general-purpose timers, DAC and ADC.

3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 32 segment terminals to drive up to 224 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode



3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L100RC devices with up to 20 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

3.10.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C V _{DDA} = 3 V	0x1FF8 00F8 - 0x1FF8 00F9

Table 5. Internal voltage reference measured values

3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- Up to 10-bit output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion

Eight DAC trigger inputs are used in the STM32L100RC. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.12 Ultra-low-power comparators and reference voltage

The STM32L100RC embeds two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or a submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low power / low current output buffer (driving current capability of 1 µA typical).

3.13 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.14 Timers and watchdogs

The ultra-low-power STM32L100RC device includes six general-purpose timers, two basic timers, and two watchdog timers.

Table 6 compares the features of the general-purpose and basic timers.



Timer	Counter resolutio	Counter type	Prescaler factor	DMA request generation	Capture/compar e channels	Complementary outputs
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM9	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 6. Timer feature comparison

3.14.1 General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)

There are six synchronizable general-purpose timers embedded in the STM32L100RC device (see *Table 6* for differences).

TIM2, TIM3, TIM4

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.14.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.



3.14.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.14.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15 Communication interfaces

3.15.1 I²C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals.

All USART interfaces can be served by the DMA controller.

3.15.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

3.15.4 Inter-integrated sound (I²S)

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I2Ss can be served by the DMA controller.

3.15.5 Universal serial bus (USB)

The STM32L100RC embeds a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

3.16 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.17 Development support

Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

STM32L100RC Pin descriptions

4 Pin descriptions

PC11 PC10 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 VDD_2 PC13-WKUP2 2 VSS_2 PC14-OSC32_IN ☐ 3 ☐ PA13 PC15-OSC32_OUT 4 ☐ PA12 45 PH0-OSC_IN ☐ 5 ☐ PA11 PH1-OSC_OUT ☐ 6 PA10 □ PA9 NRST 🗖 7 42 PC0 ☐ 8 PA8 LQFP64 PC1 ☐ 9 PC9 PC2 🔲 10 PC8 39 ☐ PC7 PC3 🔲 11 VSSA 🗌 PC6 □ PB15 VDDA 🔲 13 36 PA0-WKUP1 □ PB14 PA1 ☐ PB13 15 33 ☐ PB12 PA2 🔲 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 PB0 PB1 ai15693d

Figure 3. STM32L100RC LQFP64 pinout

^{1.} The above figure shows the package top view.

Pin descriptions STM32L100RC

Table 7. STM32L100RC pin definitions

					URC pin definitions
LQFP64 suid	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function (after reset)	Alternate functions
LQF		,	0/1	(diter reset)	
1	V _{LCD}	S		V_{LCD}	
2	PC13-WKUP2	I/O	FT	PC13	WKUP2/RTC_TAMP1/RTC_TS/RTC_OUT
3	PC14- OSC32_IN ⁽³⁾	I/O		PC14	OSC32_IN
4	PC15- OSC32_OUT ⁽³⁾	I/O		PC15	OSC32_OUT
5	PH0-OSC_IN ⁽⁴⁾	ı		PH0	OSC_IN
6	PH1- OSC_OUT ⁽⁴⁾	0		PH1	OSC_OUT
7	NRST	I/O		NRST	
8	PC0	I/O	FT	PC0	LCD_SEG18/ADC_IN10/COMP1_INP
9	PC1	I/O	FT	PC1	LCD_SEG19/ADC_IN11/COMP1_INP
10	PC2	I/O	FT	PC2	LCD_SEG20/ADC_IN12/COMP1_INP
11	PC3	1/0		PC3	LCD_SEG21/ADC_IN13/COMP1_INP
12	V_{SSA}	S		V_{SSA}	
13	V_{DDA}	S		V_{DDA}	
14	PA0-WKUP1	I/O	FT	PA0	WKUP1/RTC_TAMP2/TIM2_CH1_ETR/ USART2_CTS/ADC_IN0/ COMP1_INP
15	PA1	I/O	FT	PA1	TIM2_CH2/USART2_RTS/ LCD_SEG0/ADC_IN1/COMP1_INP/ OPAMP1_VINP
16	PA2	I/O	FT	PA2	TIM2_CH3/TIM9_CH1/ USART2_TX/LCD_SEG1/ADC_IN2/ COMP1_INP/OPAMP1_VINM
17	PA3	I/O		PA3	TIM2_CH4/TIM9_CH2 /USART2_RX/LCD_SEG2/ADC_IN3/ COMP1_INP/OPAMP1_VOUT
18	V _{SS_4}	S		V _{SS_4}	
19	V _{DD_4}	S		V _{DD_4}	
20	PA4	I/O		PA4	SPI1_NSS/SPI3_NSS/I2S3_WS/ USART2_CK/ADC_IN4/DAC_OUT1/ COMP1_INP

STM32L100RC Pin descriptions

Table 7. STM32L100RC pin definitions (continued)

	lak	in definitions (continued)			
Pins					
LQFP64	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function (after reset)	Alternate functions
21	PA5	I/O		PA5	TIM2_CH1_ETR/SPI1_SCK/ADC_IN5/ DAC_OUT2/COMP1_INP
22	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/SPI1_MISO/ LCD_SEG3/ADC_IN6/COMP1_INP/ OPAMP2_VINP
23	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/SPI1_MOSI /LCD_SEG4/ADC_IN7/COMP1_INP /OPAMP2_VINM
24	PC4	I/O	FT	PC4	LCD_SEG22/ADC_IN14/COMP1_INP
25	PC5	I/O	FT	PC5	LCD_SEG23/ADC_IN15/COMP1_INP
26	PB0	I/O		PB0	TIM3_CH3/LCD_SEG5/ADC_IN8 /COMP1_INP/VREF_OUT/ OPAMP2_VOUT
27	PB1	I/O	FT	PB1	TIM3_CH4/LCD_SEG6/ADC_IN9/ COMP1_INP/VREF_OUT
28	PB2	I/O	FT	PB2/BOOT1	COMP1_INP
29	PB10	I/O	FT	PB10	TIM2_CH3/I2C2_SCL/USART3_TX /LCD_SEG10
30	PB11	I/O	FT	PB11	TIM2_CH4/I2C2_SDA/USART3_RX /LCD_SEG11
31	V _{SS_1}	S		V _{SS_1}	
32	V _{DD_1}	S		V _{DD_1}	
33	PB12	I/O	FT	PB12	TIM10_CH1/I2C2_SMBA/SPI2_NSS /I2S2_WS/USART3_CK/LCD_SEG12 /ADC_IN18/COMP1_INP
34	PB13	I/O	FT	PB13	TIM9_CH1/SPI2_SCK/ I2S2_CK/ USART3_CTS/LCD_SEG13/ADC_IN19 /COMP1_INP
35	PB14	I/O	FT	PB14	TIM9_CH2/SPI2_MISO/USART3_RTS /LCD_SEG14/ADC_IN20/COMP1_INP
36	PB15	I/O	FT	PB15	TIM11_CH1/SPI2_MOSI/I2S2_SD /LCD_SEG15/ADC_IN21/COMP1_INP/ RTC_REFIN
37	PC6	I/O	FT	PC6	TIM3_CH1/I2S2_MCK/LCD_SEG24
38	PC7	I/O	FT	PC7	TIM3_CH2/I2S3_MCK/LCD_SEG25
39	PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26

Pin descriptions STM32L100RC

Table 7. STM32L100RC pin definitions (continued)

Pins			<u> </u>	<u></u>	on definitions (continued)
LQFP64	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function (after reset)	Alternate functions
40	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27
41	PA8	I/O	FT	PA8	USART1_CK/MCO/LCD_COM0
42	PA9	I/O	FT	PA9	USART1_TX/LCD_COM1
43	PA10	I/O	FT	PA10	USART1_RX/LCD_COM2
44	PA11	I/O	FT	PA11	USART1_CTS/USB_DM/SPI1_MISO
45	PA12	I/O	FT	PA12	USART1_RTS/USB_DP/SPI1_MOSI
46	PA13	I/O	FT	JTMS- SWDAT	
47	V _{SS_2}	S		V _{SS_2}	
48	V _{DD_2}	S		V _{DD_2}	
49	PA14	I/O	FT	JTCK- SWCLK	
50	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/SPI1_NSS/SPI3_NSS/ I2S3_WS/LCD_SEG17
51	PC10	I/O	FT	PC10	SPI3_SCK/I2S3_CK/USART3_TX/ LCD_SEG28/LCD_SEG40/LCD_COM4
52	PC11	I/O	FT	PC11	SPI3_MISO/USART3_RX/LCD_SEG29 /LCD_SEG41/LCD_COM5
53	PC12	I/O	FT	PC12	SPI3_MOSI/I2S3_SD/USART3_CK/LCD_SEG30 /LCD_SEG42/LCD_COM6
54	PD2	I/O	FT	PD2	TIM3_ETR/LCD_SEG31/LCD_SEG43 /LCD_COM7
55	PB3	I/O	FT	JTDO	TIM2_CH2/SPI1_SCK/SPI3_SCK /I2S3_CK/LCD_SEG7/COMP2_INM
56	PB4	I/O	FT	NJTRST	TIM3_CH1/SPI1_MISO/SPI3_MISO /LCD_SEG8/COMP2_INP
57	PB5	I/O	FT	PB5	TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI /I2S3_SD/LCD_SEG9/COMP2_INP
58	PB6	I/O	FT	PB6	TIM4_CH1/I2C1_SCL/USART1_TX /COMP2_INP
59	PB7	I/O	FT	PB7	TIM4_CH2/I2C1_SDA/USART1_RX /PVD_IN/COMP2_INP
60	BOOT0	I		воото	

STM32L100RC Pin descriptions

Table 7. STM32L100RC pin definitions (continued)

Pins					
LQFP64	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function (after reset)	Alternate functions
61	PB8	I/O	FT	PB8	TIM4_CH3/TIM10_CH1/I2C1_SCL /LCD_SEG16
62	PB9	I/O	FT	PB9	TIM4_CH4/TIM11_CH1/I2C1_SDA /LCD_COM3
63	V _{SS_3}	S		V _{SS_3}	
64	V_{DD_3}	S		V_{DD_3}	

- 1. I = input, O = output, S = supply.
- 2. FT = 5 V tolerant.
- 3. The PC14 and PC15 I/Os are only configured as OSC32_IN/OSC32_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC_CSR register). The LSE oscillator pins OSC32_IN/OSC32_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 port pins section in the STM32L100xx, STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).
- 4. The PH0 and PH1 I/Os are only configured as OSC_IN/OSC_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC_CR register). The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off (after reset, the HSE oscillator is off). The HSE has priority over the GPIO function.

							function numb							
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7		AFIO10	AFIO11	AFIO14	AFIO15	
name	Alternate function													
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3		USB	LCD	CPRI	SYSTEM	
воото	воото												EVENT OUT	
NRST	NRST													
PA0- WKUP1	WKUP1/ TAMPER2	TIM2_CH1_ ETR						USART2_C TS				COMP1_IN P/ TIMx_IC1_0 / G1IO1	EVENT OUT	
PA1		TIM2_CH2						USART2_R TS			SEG0	COMP1_IN P/ TIMx_IC2_0 G1IO2	EVENT OUT	
PA2		TIM2_CH3		TIM9_CH1				USART2_T X			SEG1	COMP1_IN P/ TIMx_IC3_0 / G1IO3	EVENT OUT	
PA3		TIM2_CH4		TIM9_CH2				USART2_R X			SEG2	COMP1_IN P/ TIMx_IC4_0 / G1IO4	EVENT OUT	
PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_C K				COMP1_IN P/ TIMx_IC1_1	EVENT OUT	
PA5		TIM2_CH1_ET R*				SPI1_SCK						COMP1_IN P/ TIMx_IC2_1	EVENT OUT	
PA6			TIM3_CH1	TIM10_ CH1		SPI1_MISO					SEG3	COMP1_IN P/ TIMx_IC3_1 G2IO1	EVENT OUT	
PA7			TIM3_CH2	TIM11_ CH1		SPI1_MOSI					SEG4	COMP1_IN P/ TIMx_IC4_1 / G2IO2	EVENT OUT	



M	

Table 8. Alternate function input/output (continued)

		Digital alternate function number													
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO10	AFIO11	AFIO14	AFIO15			
name		Alternate function													
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	USB	LCD	CPRI	SYSTEM			
PA8	мсо							USART1_C K		СОМО	TIMx_IC1_2 / G4IO1	EVENT OUT			
PA9								USART1_T X		COM1	TIMx_IC2_2 / G4IO2	EVENT OUT			
PA10								USART1_R X		COM2	TIMx_IC3_2 / G4IO3	EVENT OUT			
PA11						SPI1_MISO		USART1_C TS	USB_DM		TIMx_IC4_2	EVENT OUT			
PA12						SPI1_MOSI		USART1_R TS	USB_DP		TIMx_IC1_3	EVENT OUT			
PA13	JTMS-SWDIO										TIMx_IC2_3 / G5IO1	EVENT OUT			
PA14	JTCK-SWCLK										TIMx_IC3_3 / G5IO2	EVEN TOUT			
PA15	JTDI	TIM2_CH1_ET R				SPI1_NSS	SPI3_NSS I2S3_WS			SEG17	TIMx_IC4_3 / G5IO3	EVEN TOUT			
PB0			TIM3_CH3							SEG5	COMP1_IN P/ G3IO1	EVEN TOUT			
PB1			TIM3_CH4							SEG6	COMP1_IN P/ G3IO2	EVENT OUT			
PB2	BOOT1										COMP1_IN P/ G3IO3	EVENT OUT			
PB3	JTDO	TIM2_CH2				SPI1_SCK	SPI3_SCK I2S3_CK			SEG7		EVENT OUT			
PB4	JTRST		TIM3_CH1			SPI1_MISO	SPI3_MISO			SEG8	G6IO1	EVENT OUT			
PB5			TIM3_CH2		I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI I2S3_SD			SEG9	G6IO2	EVENT OUT			
PB6			TIM4_CH1		I2C1_SCL			USART1_T X			G6IO3	EVENT OUT			

Pin descriptions

Table 8. Alternate fund	ction input/output (continued)
-------------------------	--------------------------------

					D	igital alternate	function numb	er							
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7		AFIO10	AFIO11	AFIO14	AFIO15		
name		Alternate function													
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3		USB	LCD	CPRI	SYSTEM		
PB7			TIM4_CH2		I2C1_SDA			USART1_R X				G6IO4	EVENT OUT		
PB8			TIM4_CH3	TIM10_ CH1	I2C1_SCL						SEG16		EVENT OUT		
PB9			TIM4_CH4	TIM11_ CH1	I2C1_SDA						СОМЗ		EVENT OUT		
PB10		TIM2_CH3			I2C2_SCL			USART3_T X			SEG10		EVENT OUT		
PB11		TIM2_CH4			I2C2_SDA			USART3_R X			SEG11		EVENT OUT		
PB12				TIM10_ CH1	I2C2_SMBA	SPI2_NSS I2S2_WS		USART3_C K			SEG12	COMP1_IN P/ G7IO1	EVENT OUT		
PB13				TIM9_ CH1		SPI2_SCK I2S2_CK		USART3_C TS			SEG13	COMP1_IN P/ G7IO2	EVENT OUT		
PB14				TIM9_ CH2		SPI2_MISO		USART3_R TS			SEG14	COMP1_IN P/ G7IO3	EVENT OUT		
PB15	RTC_REFIN			TIM11_ CH1		SPI2_MOSI I2S2_SD					SEG15	COMP1_IN P/ G7IO4	EVENT OUT		
PC0											SEG18	COMP1_IN P/ TIMx_IC1_4 / G8IO1	EVENT OUT		
PC1											SEG19	COMP1_IN P/ TIMx_IC2_4 / G8IO2	EVENT OUT		
PC2											SEG20	COMP1_IN P/ TIMx_IC3_4 / G8IO3	EVENT OUT		





Table 8. Alternate function input/output (continued)

		Digital alternate function number												
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7		AFIO10	AFIO11	AFIO14	AFIO15	
name			•			Alternat	te function	·						
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3		USB	LCD	CPRI	SYSTEM	
PC3											SEG21	COMP1_IN P/ TIMx_IC4_4 / G8IO4	EVENT OUT	
PC4											SEG22	COMP1_IN P/ TIMx_IC1_5 / G9IO1	EVENT OUT	
PC5											SEG23	COMP1_IN P/ TIMx_IC2_5 / G9IO2	EVENT OUT	
PC6			TIM3_CH1			I2S2_MCK					SEG24	TIMx_IC3_5 / G10IO1	EVENT OUT	
PC7			TIM3_CH2				12S3_MCK				SEG25	TIMx_IC4_5 / G10IO2	EVENT OUT	
PC8			TIM3_CH3								SEG26	TIMx_IC1_6 / G10IO3	EVENT OUT	
PC9			TIM3_CH4								SEG27	TIMx_IC2_6 / G10IO4	EVENT OUT	
PC10							SPI3_SCK I2S3_CK	USART3_T			COM4/ SEG28/ SEG40	TIMx_IC3_6	EVENT OUT	
PC11							SPI3_MISO	USART3_R X			COM5/ SEG29 /SEG41	TIMx_IC4_6	EVENT OUT	
PC12							SPI3_MOSI I2S3_SD	USART3_C K			COM6/ SEG30/ SEG42	TIMx_IC1_7	EVENT OUT	
PC13- WKUP2	WKUP2/ TAMPER1/ TIMESTAMP/ ALARM_OUT/ 512Hz											TIMx_IC2_7	EVENT OUT	

DocID024995 Rev 1

Pin descriptions

		Digital alternate function number											
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7		AFIO10	AFIO11	AFIO14	AFIO15
name		Alternate function											
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3		USB	LCD	CPRI	SYSTEM
PC14 OSC32_I N	OSC32_IN											TIMx_IC3_7	EVENT OUT
PC15 OSC32_ OUT	OSC32_OUT											TIMx_IC4_7	EVENT OUT
PD2			TIM3_ETR								COM7/ SEG31/ SEG43	TIMx_IC3_8	EVENT OUT
PH0OSC_ IN	OSC_IN												
PH1OSC_ OUT	OSC_OUT												



STM32L100RC Memory mapping

5 Memory mapping

Figure 4. Memory map 0x4002 67FF DMA2 0x4002 6400 0x4002 6000 reserved 0x4002 4000 Flash Interface RCC 0xFFFF FFFF 0x4002 3C00 0x4002 3800 0x4002 3400 0xE010 0000 0x4002 3000 Cortex-M3 Internal Peripherals 0x4002 1800 0xE000 0000 Port H 0x4002 1400 0x4002 1000 Port D 0x4002 0C00 Port C 0x4002 0800 Port B 0x4002 0400 0xC000 0000 0x4002 0000 0x4001 3C00 USART1 0x4001 3800 0x4001 3400 SPI1 0x4001 3000 0xA000 0000 0x4001 2800 ADC 0x4001 2400 0x4001 1400 TIM11 0x4001 1000 TIM10 0x4001 0C00 0x4001 0800 EXTI 3 0x4001 0400 0x1FF8 009F SYSCFG 0x4001 0000 reserved reserved 0x4000 8000 0x6000 0000 0x1FF8 001F Option byte 0x4000 7C00 0x1FF8 0000 0x4000 7800 2 0x4000 7400 PWR 0x4000 7000 reserved Peripherals 0x4000 6400 0x4000 0000 0x1FF0 1FFF 512 byte USB 0x4000 6000 System memory **USB** Registers 0x1FF0 0000 0x4000 5C00 0x4000 5800 0x4000 5400 SRAM 0x2000 0000 reserved 0x4000 4C00 USART3 Non-volatile 0x4000 4800 memory USART2 0x4000 4400 reserved SPI3 0x4000 4000 0x0808 0FFF 0x0000 0000 Data EEPROM 0x4000 3C00 SPI2 0x0808 0000 0x4000 3800 reserved 0x4000 3400 reserved IWDG 0x4000 3000 WWDG 0x4000 2C00 0x0803 FFFF 0x4000 2800 0x4000 2400 Flash memory reserved 0x0800 0000 0x4000 1C00 Aliased to Flash or system memory depending on TIM7 TIM6 0x4000 1400 0x4000 1000 0x4000 0C00 0x4000 0800 0x4000 0400 reserved TIM4 0x0000 0000 0x4000 0000 TIM2 MS32903V1

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.8 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 5.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 6*.

Figure 5. Pin loading conditions

Figure 6. Pin input voltage

C = 50 pF

STM32L1xx pin

ai17852b

6.1.6 Power supply scheme

Standby-power circuitry (OSC32K,RTC, Wake-up logic RTC backup registers) Ю GP I/Os 📮 Kernel Logic logic (CPU, Digital & Regulator Memories) N x 100 nF + 1 x 10 µF V_{SS1/2/.../N} V_{DDA} Analog 100 nF RCs, ADC/ V_{REF+} + 1 µF PLL, DAC V_{REF-} COMP MS32902V1

Figure 7. Power supply scheme

1. N is the number of VDD and VSS inputs.



6.1.7 Optional LCD power supply

VSEL V_{DD1/2/.../N} Step-up N x 100 nF converter + 1 x 10 µF Option 1 V_{LCD} Option 2 LCD PB0 $V_{LCDrail3}$ PB2 $V_{LCDrail2}$ PB12 MS32907V1

Figure 8. Optional LCD power supply scheme

- Option 1: LCD power supply is provided by a dedicated V_{LCD} supply source, VSEL switch is open.
- Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

Note: The availability of the V_{LCD} rails depend on the device; please refer to your product datasheet for more details.

6.1.8 Current consumption measurement

IDD VDD VDD ai14126b

Figure 9. Current consumption measurement scheme

57

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 9: Voltage characteristics*, *Table 10: Current characteristics*, and *Table 11: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit						
V_{DD} – V_{SS}	External main supply voltage (including V _{DDA} and V _{DD}) ⁽¹⁾	-0.3	4.0							
V _{IN} ⁽²⁾	Input voltage on five-volt tolerant pin	V _{SS} - 0.3	V _{DD} +4.0	V						
	Input voltage on any other pin	V _{SS} - 0.3	4.0							
$ \Delta V_{DDx} $	Variations between different V _{DD} power pins		50	mV						
V _{SSX} - V _{SS}	Variations between all different ground pins		50	IIIV						
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Secti	see Section 6.3.10							

Table 9. Voltage characteristics

^{2.} V_{IN} maximum must always be respected. Refer to *Table 10* for maximum allowed injected current values.

Table 10. Current Characteristics									
Symbol	Ratings	Max.	Unit						
I _{VDD}	Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾	80							
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽¹⁾	80							
1	Output current sunk by any I/O and control pin	25							
I _{IO}	Output current sourced by any I/O and control pin	- 25	mA						
(2)	Injected current on five-volt tolerant I/O(3)	+0 /-5							
I _{INJ(PIN)} ⁽²⁾	Injected current on any other pin (4)	± 5							
Σl _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25							

Table 10. Current characteristics

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. Negative injection disturbs the analog performance of the device. See note in Section 6.3.17.
- 3. Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 9* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 9: Voltage characteristics* for the maximum allowed input voltage values
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Table 11. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	105	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 12. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		0	32	
f _{PCLK1}	Internal APB1 clock frequency		0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency		0	32	
V	Standard operating voltage	BOR detector enabled, at power on	1.8 3.6		V
V _{DD}	Standard operating voltage	BOR detector disabled, after power on	1.65	3.6	V
V _{DDA} ⁽¹⁾	Analog operating voltage	Must be the same voltage as $V_{DD}^{(2)}$	1.8	3.6	V
P _D	Power dissipation at T _A = 85 °C ⁽³⁾	LQFP64 package		444	mW
TA	Temperature range	Maximum power dissipation	-40	85	°C
TJ	Junction temperature range	-40 °C ≤ T _A ≤ 105 °C	-40	105	°C

^{1.} When the ADC is used, refer to Table 55: ADC characteristics.

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 12*.

Table 13. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V riso timo rato	BOR detector enabled	0		¥	
t _{VDD} ⁽¹⁾	V _{DD} rise time rate	BOR detector disabled	0		1000	ше/\/
rVDD, ,	V fall time rate	BOR detector enabled	20		¥	µs/V
	V _{DD} fall time rate	BOR detector disabled	0		1000	
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR enabled		2	3.3	ms



^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 63: Thermal characteristics on page 100*).

Table 13. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V	Power on/power down reset	Falling edge	1	1.5	1.65		
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65		
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74		
V_{BOR0}	Brown-out reset timeshold o	Rising edge	1.69	1.76	1.8		
V	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97		
V_{BOR1}	Brown-out reset timeshold 1	Rising edge	1.96	2.03	2.07		
V	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35		
V_{BOR2}	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44		
V	Drown out recet threehold 2	Falling edge	2.45	2.55	2.60		
V_{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7		
V	Drown out react threehold 4	Falling edge	2.68	2.8	2.85		
V_{BOR4}	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95		
M	Programmable voltage detector	Falling edge	1.8	1.85	1.88	V	
V_{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	V	
M	D)/D throughold 1	Falling edge	1.98	2.04	2.09		
V_{PVD1}	PVD threshold 1	Rising edge	2.08	2.14	2.18		
M	D)/D throughold 0	Falling edge	2.20	2.24	2.28		
V_{PVD2}	PVD threshold 2	Rising edge	2.28	2.34	2.38		
V	D)/D throughold 2	Falling edge	2.39	2.44	2.48		
V_{PVD3}	PVD threshold 3	Rising edge	2.47	2.54	2.58		
	D)/D throughold 4	Falling edge	2.57	2.64	2.69		
V_{PVD4}	PVD threshold 4	Rising edge	2.68	2.74	2.79		
	DVD three-bald 5	Falling edge	2.77	2.83	2.88		
V_{PVD5}	PVD threshold 5	Rising edge	2.87	2.94	2.99		
V	D)/D throubold 6	Falling edge	2.97	3.05	3.09		
V_{PVD6}	PVD threshold 6	Rising edge	3.08	3.15	3.20		
		BOR0 threshold	-	40	-		
V_{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV	

^{1.} Guaranteed by characterisation, not tested in production.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 14* are based on characterization results, unless otherwise specified.

Table 14. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{REFINT out} ⁽¹⁾	Internal reference voltage	-40 °C < T _J < +85 °C	1.202	1.224	1.242	V	
I _{REFINT}	Internal reference current consumption		-	1.4	2.3	μΑ	
T _{VREFINT}	Internal reference startup time		-	2	3	ms	
V _{VREF_MEAS}	V _{DDA} voltage during V _{REFINT} factory measure		2.99	3	3.01	V	
A _{VREF_MEAS}	Accuracy of factory-measured V _{REF} value ⁽²⁾	Including uncertainties due to ADC and V _{DDA} value	-	-	±5	mV	
т (3)	Temperature coefficient	-40 °C < T _J < +105 °C	-	20	50	ppm/°C	
T _{Coeff} ⁽³⁾	Temperature coemicient	0 °C < T _J < +50 °C	-	-	20	ррпі/ С	
A _{Coeff} ⁽³⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm	
V _{DDCoeff} ⁽³⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V	
T _{S_vrefint} (3)(4)	ADC sampling time when reading the internal reference voltage		-	5	10	μs	
T _{ADC_BUF} ⁽³⁾	Startup time of reference voltage buffer for ADC		-	-	10	μs	
I _{BUF_ADC} ⁽³⁾	Consumption of reference voltage buffer for ADC		-	13.5	25	μΑ	
I _{VREF_OUT} (3)	VREF_OUT output current ⁽⁵⁾		-	-	1	μA	
C _{VREF_OUT} ⁽³⁾	VREF_OUT output load		-	-	50	pF	
I _{LPBUF} ⁽³⁾	Consumption of reference voltage buffer for VREF_OUT and COMP		-	730	1200	nA	
V _{REFINT_DIV1} (3)	1/4 reference voltage		24	25	26		
V _{REFINT_DIV2} ⁽³⁾	1/2 reference voltage		49	50	51	% V _{REFINT}	
V _{REFINT_DIV3} ⁽³⁾	3/4 reference voltage		74	75	76	* KEFIN I	

^{1.} Tested in production.

^{2.} The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.

^{3.} Guaranteed by design, not tested in production.

^{4.} Shortest sampling time can be determined in the application by multiple iterations.

^{5.} To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*. All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- V_{DD} = 3.6 V
- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted depending on f_{HCLK} frequency and voltage range
- Prefetch and 64-bit access are enabled in configurations with 1 wait state

The parameters given in *Table 15*, *Table 12* and *Table 13* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Table 15. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Cons	litions		Tun	Ма	Unit	
Symbol	Parameter	Conc	iitions	f _{HCLK}	Тур	55 °C	85 °C	
			Range 3,	1 MHz	360	500	500	
			V _{CORE} =1.2 V	2 MHz	620	750	750	μΑ
		$f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 11	4 MHz	1070	360 500 620 750 1070 1200 1.30 1.6 2.4 2.9 4.6 5.2 2.9 3.5 5.7 6.5	1200	
			Range 2,	4 MHz	1.30	1.6	1.6	
	Supply current in Run mode.		V _{CORE} =1.5 V	8 MHz	2.4	2.9	2.9	
			VOS[1:0] = 10	16 MHz	4.6	5.2	5.2	
			Range 1,	8 MHz	2.9	3.5	3.5	
I _{DD}			V _{CORE} =1.8 V	16 MHz	5.7	6.5		
(Run from Flash)	code executed		VOS[1:0] = 01	32 MHz	10.4 12	12		
i iddii)	from Flash	HSI clock source (16 MHz)	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	4.5	5.2	5.2	mA
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	10.9	12.3	12.3	
		MSI clock, 65 kHz	Range 3,	65 kHz	0.05	0.079	0.092	
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	0.17	0.2	0.21	1
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	1.0	1.1	1.1	

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 16. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Condi	Conditions			Max ⁽¹⁾		Unit
Symbol	Farameter	Condi	uons	f _{HCLK}	Тур	55 °C	85 °C	Oiiit
			Range 3,	1 MHz	310	470	470	
			V _{CORE} =1.2 V	2 MHz	590	780	780	μA
		$f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 11	4 MHz	1030	1200	1200	
			Range 2.	4 MHz	1.2	1.5	1.5	
	Supply current in Run mode, code executed from RAM, Flash switched off		V _{CORE} =1.5 V	8 MHz	2.3	3	3	
			VOS[1:0] = 10	16 MHz	4.3	5	5	
			Range 1,	8 MHz	2.7	3.5	3.5	
I _{DD} (Run			16 MHz	5.0	5.55	5.55	mA	
from RAM)			VOS[1:0] = 01	32 MHz	9.8 10.9	10.9		
		HSI clock source (16 MHz)	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	4.3	4.8	4.8	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	10.1	11.7	11.7	
		MSI clock, 65 kHz	Range 3,	65 kHz	40	48.5	63	
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	148	175	183	μΑ
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	990	1032	1034	

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 17. Current consumption in Sleep mode

		e 17. Current cons	<u> </u>		_	Ma	x ⁽¹⁾	
Symbol	Parameter	Conditi	ons	f _{HCLK}	Тур	55 °C	85 °C	Unit
			Range 3,	1 MHz	180	220	220	
			V _{CORE} =1.2 V	2 MHz	225	300	300	
			VOS[1:0] = 11	4 MHz	300	380	380	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz included,		500	500			
		$f_{HSE} = f_{HCLK}/2$	V _{CORE} =1.5 V	8 MHz	570	700	700	
		above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	990	1100	1100	
		,	Range 1,	8 MHz	675	800	800	
	Supply current in Sleep mode, code		V _{CORE} =1.8 V VOS[1:0] = 01	16 MHz	1150	1250	1250	
	executed from RAM,			32 MHz	2300	2700	2700	μΑ
I _{DD} (Sleep)	Flash switched OFF	HSI clock source (16 MHz)	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	1025	1100	1100	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	2460	2700	2700	
		MSI clock, 65 kHz	Range 3,	65 kHz	30	36	46	
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	50	58	67	
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	210	245	251	
		f _{HSE} = f _{HCLK} up to 16 MHz included,	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	1 MHz	190	250	250	
				2 MHz	235	300	300	
				4 MHz	315	380	380	
			Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	4 MHz	390	500	500	
		f _{HSE} = f _{HCLK} /2		8 MHz	600	700	700	
	Comply assument in	above 16 MHz (PLL ON) ⁽²⁾		16 MHz	1000	1120	1120	
	Supply current in Sleep mode, code		Range 1,	8 MHz	690	800	800	μΑ
	executed from Flash		V _{CORE} =1.8 V	16 MHz	1160	1300	1300	
			VOS[1:0] = 01	32 MHz	2310	2700	2700	
		HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	1040	1160	1160	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	2500	2800	2800	
	Supply current in	MSI clock, 65 kHz	Range 3	65 kHz	42	50	60	μА
I _{DD} (Sleep)	Sleep mode, code	MSI clock, 524 kHz	Range 3, V _{CORE} =1.2V	524 kHz	63	72	82	
(3,556)	executed from Flash	MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	230	263	265	

- 1. Based on characterization, not tested in production, unless otherwise specified.
- 2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register)

Table 18. Current consumption in Low power run mode

Symbol	Parameter		Conditions			Max (1)	Unit
		All	MSI clock, 65 kHz	T _A = -40 °C to 25 °C	11	14	
		peripherals OFF, code	f _{HCLK} = 32 kHz	T _A = 85 °C	26	32	
		executed	MSI clock, 65 kHz	T _A =-40 °C to 25 °C	18	21	
		from RAM, Flash	f _{HCLK} = 65 kHz	T _A = 85 °C	33	40	
	Cumply	switched	MSI clock, 131 kHz f _{HCLK} = 131 kHz	T _A = -40 °C to 25 °C	36	41	
(LP Run) Low		OFF, V _{DD} from 1.8 V to 3.6 V		T _A = 55 °C	39	44	
	current in			T _A = 85 °C	50	58	
	Low power run mode		MSI clock, 65 kHz	T _A = -40 °C to 25 °C	36	40.5	
	Turrinoue		f _{HCLK} = 32 kHz	T _A = 85 °C	53	60	μΑ
			MSI clock, 65 kHz f _{HCLK} = 65 kHz	T_A = -40 °C to 25 °C	44	49	
				T _A = 85 °C	61	67	
		V _{DD} from		T _A = -40 °C to 25 °C	64	71	
		1.8 V to 3.6 V	MSI clock, 131 kHz f _{HCLK} = 131 kHz	T _A = 55 °C	68	73	
			HOLK 101111	T _A = 85 °C	80	88	
I _{DD} max (LP Run) ⁽²⁾	Max allowed current in Low power run mode	V _{DD} from 1.8 V to 3.6 V	-	-	-	200	

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} This limitation is related to the consumption of the CPU core and the peripherals that are powered by the regulator. I/O power consumption is not included in this limitation.

Table 19. Current consumption in Low power sleep mode

Symbol	Parameter		Conditions		Тур	Max (1)	Unit
		All	MSI clock, 65 kHz f _{HCLK} = 32 kHz Flash OFF	T _A = -40 °C to 25 °C	4.4	-	
			MSI clock, 65 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	18	21	
			f _{HCLK} = 32 kHz Flash ON	T _A = 85 °C	24	27	
		OFF, V _{DD}	f _{HCLK} = 65 kHz,	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	18.6	21	
	Supply current in Low power sleep mode	from 1.8 V to 3.6 V		T _A = 85 °C	24.5	28	
			$f_{HCLK} = 131 \text{ kHz},$	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	22	25	-
(LP Sleep)				T _A = 55 °C	23.5	26	
			Flash ON	T _A = 85 °C	28.5	31	
		TIM9 and USART1 enabled.	MSI clock, 65 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	18	20.5	μΑ
			f _{HCLK} = 32 kHz	T _A = 85 °C	24	27	
			MSI clock, 65 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	18.6	21	
		Flash ON,	f _{HCLK} = 65 kHz	T _A = 85 °C	24.5	28	
		V _{DD} from 1.8 V to		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	22	25	
		3.6 V	MSI clock, 131 kHz f _{HCLK} = 131 kHz	T _A = 55 °C	23.5	26	
			HOLK	T _A = 85 °C	28.5	31	
I _{DD} max (LP Sleep)	Max allowed current in Low power Sleep mode	V _{DD} from 1.8 V to 3.6 V	-	-	-	200	

 $^{1. \}quad \text{Based on characterization, not tested in production, unless otherwise specified.} \\$

Table 20. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Co	onditions		Тур	Max (1)	Unit
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8 \text{ V}$	1.5		
			LCD OFF	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.7	4	
		RTC clocked by LSI or	011	T _A = 55°C	2.4	6	
		LSE external clock (32.768kHz), regulator		T _A = 85°C	5.4	10	
		in LP mode,HSI and	LCDON	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	3.8	6	
		HSE OFF (no independent	(static	T _A = 55°C	4.4	7	
		watchdog)	duty) ⁽²⁾	T _A = 85°C	7.4	12	
			LCD ON (1/8 duty) ⁽³⁾	$T_A = -40$ °C to 25°C	7.8	10	
				T _A = 55°C	8.3	11	
				T _A = 85°C	11.4	16	
			LCD OFF	$T_A = -40$ °C to 25°C	2.1	-	
I _{DD} (Stop with RTC)	Supply current in Stop mode with RTC enabled			T _A = 55°C	2.8	-	μA
with KTC)	Iniode with KTO enabled			T _A = 85°C	3.8	-	
			LCDON	$T_A = -40$ °C to 25°C	4.2	-	
		DTC algebrad by LCF	(static	T _A = 55°C	4.8	-	
		RTC clocked by LSE external quartz	duty) ⁽²⁾	T _A = 85°C	7.9	-	
		(32.768kHz), regulator in LP mode, HSI and HSE OFF (no independent watchdog ⁽⁴⁾	LCDON	$T_A = -40$ °C to 25°C	8.2	-	
			(1/8 duty) ⁽³⁾	T _A = 55°C	8.7	-	
				T _A = 85°C	11.9	-	
			LCD OFF	T _A = -40°C to 25°C V _{DD} = 1.8V	1.6	-	
				T _A = -40°C to 25°C V _{DD} = 3.0V	1.9	-	
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 3.6\text{V}$	2.1	ı	
	County compart in Oton	Regulator in LP mode, HSE OFF, independent watchdog and LSI enab	t	$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	1.6	2.2	
I _{DD} (Stop)	Supply current in Stop mode (RTC disabled)	Regulator in LP mode,	LSI. HSI	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	0.65	1	μA
		and HSE OFF (no inde		T _A = 55°C	1.3	3	
		watchdog)		T _A = 85°C	4.4	9	
I _{DD}		MSI = 4.2 MHz			2	-	
(WU from	Supply current during wakeup from Stop mode	MSI = 1.05 MHz		T _A = -40°C to 25°C	1.45	-	mA
Stop)	Tanaga Tom Stop mode	MSI = 65 kHz ⁽⁵⁾			1.45	-	

^{1.} Based on characterization, not tested in production, unless otherwise specified.



- 2. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.
- 3. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 5. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining part of the wakeup period, the current corresponds the Run mode current.

Table 21. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions		Тур	Max (1)	Unit
	Supply current in Standby mode with RTC enabled		T _A = -40 °C to 25 °C	1.3	1.9	
		RTC clocked by LSI (no independent watchdog)	T _A = 55 °C	1.44	2.2	
I _{DD} (Standby		,	T _A = 85 °C	1.90	4	
with RTC)		RTC clocked by LSE	T _A = -40 °C to 25 °C	1.7	-	
		external quartz(no	T _A = 55 °C	1.84	-	
		independent watchdog) ⁽²⁾	T _A = 85 °C	2.33	-	
		Independent watchdog and LSI enabled	T _A = -40 °C to 25 °C	1	1.7	μΑ
I _{DD}	Supply current in Standby		T _A = -40 °C to 25 °C	0.35	0.6	
(Standby)	mode (RTC disabled)	Independent watchdog and LSI OFF	T _A = 55 °C	0.47	0.9	
			T _A = 85 °C	1.2	2.75	
I _{DD} (WU from Standby)	Supply current during wakeup time from Standby mode	-	T _A = -40 °C to 25 °C	1	-	

^{1.} Based on characterization, not tested in production, unless otherwise specified

^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Table 22. Typical and maximum timings in Low power modes

Table 23:

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	0.4	-	
t	Wakeup from Low power sleep mode	f _{HCLK} = 262 kHz Flash enabled	46	-	
twusleep_lp	f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash switched OFF	46	-	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{MSI} = 4.2 MHz	8.2	-	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1 and 2	7.7	8.9	
	Wakeup from Stop mode, regulator in low power mode	f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	8.2	13.1	μs
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 2.1 MHz	10.2	13.4	
		$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	16	20	
	mode	f _{HCLK} = f _{MSI} = 524 kHz	31	37	
		$f_{HCLK} = f_{MSI} = 262 \text{ kHz}$	57	66	
		$f_{HCLK} = f_{MSI} = 131 \text{ kHz}$	112	112 123	
		f _{HCLK} = MSI = 65 kHz	221	236	
•	Wakeup from Standby mode FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	58	104	
^t wustdby	Wakeup from Standby mode FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.6	3.25	ms

^{1.} Based on characterization, not tested in production, unless otherwise specified

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- ullet all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

Table 24. Peripheral current consumption⁽¹⁾

		Typical o	consumption,	V _{DD} = 3.0 V, T	A = 25 °C	
Peripheral		Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low power sleep and run	Unit
	TIM2	13	11	9	11	
	TIM3	12	10	9	11	
	TIM4	12	10	9	11	
	TIM6	4	4	4	4	
	TIM7	4	4	4	4	
	LCD	4	3	3	4	
	WWDG	3	2.5	2.5	3	
	SPI2	8	7	9	7.5	
APB1	SPI3	7	6	7	6	μΑ/MHz (f _{HCLK})
	USART2	8	7	7	7	('HCLK)
	USART3	8	7	7	7	
	I2C1	8	7	6	7	
	I2C2	7	6	5	6	
	USB	15	7	7	7	
	PWR	3	3	3	3	
	DAC	6	5	4.5	5	
	COMP	4	3.5	3.5	4	

Table 24. Peripheral current consumption⁽¹⁾ (continued)

		Typical o	onsumption,	V _{DD} = 3.0 V, T	_A = 25 °C		
Peri	pheral	Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low power sleep and run	Unit	
	SYSCFG & RI	3	2	2	3		
	TIM9	8	7	6	7		
	TIM10	6	5	5	5		
APB2	TIM11	6	5	5	5		
	ADC ⁽²⁾	10	8	7	8		
	SPI1	4	4	4	4		
	USART1	8	7	6	7		
	GPIOA	7	6	5	6	μΑ/MHz	
	GPIOB	7	6	5	6	(f _{HCLK})	
	GPIOC	7	6	5	6		
	GPIOD	7	6	5	6		
AHB	GPIOH	2	2	1	2		
	CRC	0.5	0.5	0.5	1		
	FLASH	26	26	29	_(3)		
	DMA1	18	15	13	18		
	DMA2	16	14	12	16		
All enabled		279	221	219	215		
I _{DD (RTC)}			0	.4			
I _{DD (LCD)}			3	.1			
I _{DD (ADC)} ⁽⁴⁾			14	50			
I _{DD (DAC)} ⁽⁵⁾			34	40			
I _{DD (COMP1)}			0.	16		μΑ	
Inn (occurs)	Slow mode			2			
I _{DD} (COMP2)	Fast mode		5				
I _{DD (PVD / BOF}	R) ⁽⁶⁾	2.6					
I _{DD (IWDG)}			0.	25			

Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

^{3.} In low power sleep and run mode, the Flash memory must always be in power-down mode.



^{2.} HSI oscillator is OFF for this measure.

- 4. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 6. Including supply current of internal reference voltage.

6.3.5 External clock source characteristics

High-speed external user clock generated from an external source

Table 25. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency		1	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}	ı	0.3V _{DD}	V
$\begin{matrix} t_{w(\text{HSE})} \\ t_{w(\text{HSE})} \end{matrix}$	OSC_IN high or low time		12	ı	-	ns
t _{r(HSE)}	OSC_IN rise or fall time		-	-	20	113
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45	-	55	%
IL	OSC_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μA

^{1.} Guaranteed by design, not tested in production.



Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 12*.

Table 26. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}	-	0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ns
$\begin{matrix} t_{r(LSE)} \\ t_{f(LSE)} \end{matrix}$	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance		-	0.6	-	pF
DuCy _(LSE)	Duty cycle		45	-	55	%
IL	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production

Figure 10. Low-speed external clock source AC timing diagram **VLSEH** 90% V_{LSEL} $\begin{array}{c|c} & \vdots & \vdots \\ \hline & & \\ \end{array} t_{f(LSE)}$ Ļ tW(LSE) tr(LSE) → ► tW(LSE) TLSE $fLSE_ext$ **EXTERNAL** OSC32_IN CLOCK SOURCE STM32Lxx ai18233




Figure 11. High-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 27*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency		1		24	MHz
R _F	Feedback resistor		-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 Ω	-	20	-	pF
I _{HSE}	HSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS} with 30 pF load	-	-	3	mA
1	HSE oscillator power	C = 20 pF f _{OSC} = 16 MHz	-	-	2.5 (startup) 0.7 (stabilized)	mA
IDD(HSE)	consumption	C = 10 pF f _{OSC} = 16 MHz	-	-	2.5 (startup) 0.46 (stabilized)	IIIA
9 _m	Oscillator transconductance	Startup	3.5	-	-	mA /V
t _{SU(HSE)}	Startup time	V _{DD} is stabilized	-	1	-	ms

Table 27. HSE 1-24 MHz oscillator characteristics⁽¹⁾⁽²⁾

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization results, not tested in production.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz
 oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly
 with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 12*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 12. HSE oscillator circuit diagram

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 28*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	Table 25. Lot oscillator characteristics (ILSE - 32.766 KHZ)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
f _{LSE}	Low speed external oscillator frequency		-	32.768	-	kHz				
R _F	Feedback resistor		-	1.2	-	МΩ				
C ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 kΩ	-	8	-	pF				
I _{LSE}	LSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS}	-	-	1.1	μΑ				
		V _{DD} = 1.8 V	-	450	-					
I _{DD (LSE)}	LSE oscillator current consumption	V _{DD} = 3.0 V	-	600	-	nA				
		V _{DD} = 3.6V	-	750	-					
9 _m	Oscillator transconductance		3		-	μA/V				
t _{SU(LSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	S				

Table 28. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$



^{1.} Based on characterization, not tested in production.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.

t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For CL1 and CL2, it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 13). CL1 and CL2, are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of CL1 and CL2.

Load capacitance CL has the following formula: $CL = CL1 \times CL2 / (CL1 + CL2) + Cstray$ where Cstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended to use a resonator with a load capacitance CL £ 7 pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of CL = 6 pF and Cstray = 2 pF, then CL1 = CL2 = 8 pF.




Figure 13. Typical application with a 32.768 kHz crystal

6.3.6 Internal clock source characteristics

The parameters given in *Table 29* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

High-speed internal (HSI) RC oscillator

Table 29. HSI oscillator characteristics

Symbol Parameter		Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI user-trimmed	Trimming code is not a multiple of 16	-	± 0.4	0.7	%
resolution	Trimming code is a multiple of 16	-	-	± 1.5	%	
ACC _{HSI} ⁽²⁾	Accuracy of the factory-calibrated HSI oscillator	V _{DDA} = 1.8 V to 3.6 V T _A = -40 to 85 °C	-10	-	10	%
t _{SU(HSI)} ⁽²⁾	HSI oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption	-	-	100	140	μΑ

^{1.} The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

Low-speed internal (LSI) RC oscillator

Table 30. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	f _{LSI} ⁽¹⁾ LSI frequency		38	56	kHz
D _{LSI} ⁽²⁾	$D_{LSI}^{(2)}$ LSI oscillator frequency drift $0^{\circ}C \le T_A \le 85^{\circ}C$		-	4	%
t _{su(LSI)} (3)			-	200	μs
I _{DD(LSI)} ⁽³⁾	I _{DD(LSI)} ⁽³⁾ LSI oscillator power consumption		400	510	nA

^{1.} Tested in production.

^{2.} Based on characterization, not tested in production.

^{2.} This is a deviation for an individual part, once the initial frequency has been measured.

^{3.} Guaranteed by design, not tested in production.

Multi-speed internal (MSI) RC oscillator

Table 31. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kHz
		MSI range 2	262	-	KIIZ
f _{MSI}	Frequency after factory calibration, done at V_{DD} = 3.3 V and T_A = 25 °C	MSI range 3	524	-	
	TOD ONE CONTROL OF	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
۸۵۵	Frequency error after factory calibration		±10	-	%
ACC _{MSI}	Frequency error after user calibration		±0.5		70
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift $0 \text{ °C} \le T_A \le 85 \text{ °C}$		±10	-	%
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.8 V \leq V _{DD} \leq 3.6 V, T _A = 25 °C		-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	

Table 31. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
tarran	MSI oscillator startup time	MSI range 4	6	-	
t _{SU(MSI)}	INIOI OSCIIIAIOI SIAITUP IIITIE	MSI range 5	5	-	
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	μs
		MSI range 0	-	40	μδ
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
t _{STAB(MSI)} ⁽²⁾	MSI oscillator stabilization time	MSI range 4	-	2.5	
STAB(MSI)	Well escillater stabilization time	MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
f _{OVER(MSI)}	INIOI OSCIIIAIDI TEQUETICY OVEISTIOOI	Any range to range 6	-	6	IVII IZ

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Based on characterization, not tested in production.

6.3.7 PLL characteristics

The parameters given in *Table 32* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Value **Symbol Parameter** Unit Max⁽¹⁾ Min Тур PLL input clock⁽²⁾ 2 24 MHz f_{PLL_IN} PLL input clock duty cycle 45 55 % 2 PLL output clock 32 MHz f_{PLL_OUT} Worst case PLL lock time PLL input = 2 MHz 100 130 μs **t**LOCK PLL VCO = 96 MHz Jitter Cycle-to-cycle jitter ± 600 ps I_{DDA}(PLL) Current consumption on V_{DDA} 220 450 μΑ

Table 32. PLL characteristics

Current consumption on V_{DD}

120

150

6.3.8 Memory characteristics

I_{DD}(PLL)

The characteristics are given at T_A = -40 to 85 °C unless otherwise specified. RAM memory

Table 33. RAM and hardware registers
Table 34:

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.8	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

^{1.} Based on characterization, not tested in production.

^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\text{PLL_OUT}}$.

Flash memory and data EEPROM

Table 35. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase		1.8	-	3.6	V
+	Programming time for	Erasing	-	3.28	3.94	me
t _{prog}	word or half-page	Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	600	900	μA
I _{DD}	Maximum current (peak) during the whole programming / erase operation	$T_A = 25 ^{\circ}\text{C}, V_{DD} = 3.6 ^{\circ}\text{V}$	-	1.5	2.5	mA

^{1.} Guaranteed by design, not tested in production.

Table 36. Flash memory and data EEPROM endurance and retention

Symbol	Parameter	Conditions	Value			Unit
Symbol	raiametei	Conditions	Min ⁽¹⁾	Тур	Max	Onit
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	$T_A = -40 ^{\circ}\text{C} \text{ to}$	1	-	-	kcycles
INCYC. 7	Cycling (erase / write) EEPROM data memory	85 °C	100	ı	-	Roycies
t _{RET} ⁽²⁾	Data retention (program memory) after 1 kcycle at T _A = 85 °C	T _{RET} = +85 °C	10	ı	-	Veare
^I RET'-'	Data retention (EEPROM data memory) after 100 kcycles at T _A = 85 °C	RET - 100 C	10	ı	-	years

^{1.} Based on characterization not tested in production.

^{2.} Characterization is done according to JEDEC JESD22-A117.

6.3.9 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 37*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol Parameter		Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T_{A} = +25 °C, f_{HCLK} = 32 MHz conforms to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T_A = +25 °C, f_{HCLK} = 32 MHz conforms to IEC 61000-4-4	4A

Table 37. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

				Max vs.	frequenc	y range	
Symbol	Parameter	eter Conditions		4 MHz voltage range 3	16 MHz voltage range 2	voltage	Unit
	$V_{DD} = 3.3 \text{ V},$	0.1 to 30 MHz	3	-6	-5		
S	Peak level	$T_A = 25 ^{\circ}C$	30 to 130 MHz	18	4	-7	dΒμV
S _{EMI}	reak level	LQFP100 package compliant with IEC	130 MHz to 1GHz	15	5	-7	
		61967-2	SAE EMI Level	2.5	2	1	-

Table 38. EMI characteristics

6.3.10 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM})	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22- A114	2	2000	V
V _{ESD(CD}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to JESD22- C101	II	500	V

Table 39. ESD absolute maximum ratings

^{1.} Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 40. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +85 °C conforming to JESD78A	II level A

6.3.11 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error, out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation, LCD levels, etc.).

The test results are given in the following table.

Table 41. I/O current injection susceptibility

		Functional s	ı	
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on true open-drain pins	-5	+0	
I _{INJ}	Injected current on all 5 V tolerant (FT) pins	-5	+0	mA
	Injected current on any other pin	-5	+5	

6.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under the conditions summarized in *Table 12*. All I/Os are CMOS and TTL compliant.



Table 42. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
V_{IL}	Input low level voltage		V _{SS} - 0.3	-	0.8						
\/	Standard I/O input high level voltage	TTL ports 2.7 V ≤ V _{DD} ≤ 3.6 V	2 ⁽¹⁾	-	V _{DD} +0.3						
V _{IH}	FT ⁽²⁾ I/O input high level voltage		2. ,	-	5.5V						
V _{IL}	Input low level voltage	CMOS ports $1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-0.3	-	0.3V _{DD} ⁽³⁾						
	Standard I/O Input high level voltage	CMOS ports $1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		-	V _{DD} +0.3	V					
V _{IH}	FT ⁽⁵⁾ I/O input high level voltage	CMOS ports $1.8 \text{ V} \le \text{V}_{DD} \le 2.0 \text{ V}$	0.7 V _{DD} ⁽³⁾⁽⁴⁾	ı	5.25						
	1 1 - 1/0 input high level voltage	CMOS ports $2.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-					-	ı	5.5	
V _{hys}	Standard I/O Schmitt trigger voltage hysteresis ⁽⁶⁾		10% V _{DD} ⁽⁷⁾	-	-						
	Input leakage current ⁽⁸⁾⁽³⁾	$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with LCD	-	-	±50						
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with analog switches	-	-	±50						
I _{lkg}		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with analog switches and LCD	-	-	±50	nA					
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with USB	-	-	TBD						
		V _{SS} ≤ V _{IN} ≤ V _{DD} Standard I/Os	-	-	±50						
R _{PU}	Weak pull-up equivalent resistor ⁽⁹⁾⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ					
R _{PD}	Weak pull-down equivalent resistor ⁽⁹⁾⁽³⁾	$V_{IN} = V_{DD}$	30	45	60	kΩ					
C _{IO}	I/O pin capacitance		-	5	-	pF					

- 1. Guaranteed by design.
- 2. FT = 5V tolerant. To sustain a voltage higher than VDD +0.5 the internal pull-up/pull-down resistors must be disabled.
- 3. Tested in production
- 4. 0.7V_{DD} for 5V-tolerant receiver
- 5. FT = Five-volt tolerant.
- 6. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.
- 7. With a minimum of 200 mV. Based on characterization, not tested in production.
- 8. The max. value may be exceeded if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 43*.



in the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 10*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 10*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*. All I/Os are CMOS and TTL compliant.

Table 43. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾⁽²⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	-	0.4	
V _{OH} ⁽³⁾⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	2.4	-	
V _{OL} (1)(4)	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} =+ 4 mA 1.8 V < V _{DD} < 2.7 V	-	0.45	V
V _{OH} (3)(4)	Output high level voltage for an I/O pin when 8 pins are sourced at same time	1.8 V < V _{DD} < 2.7 V	V _{DD} -0.45	-	V
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 4 pins are sunk at same time	I _{IO} = +20 mA 2.7 V < V _{DD} < 3.6 V	-	1.3	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin when 4 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 10* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

577

^{2.} Tested in production.

^{3.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 10 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

^{4.} Based on characterization data, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 14* and *Table 44*, respectively.

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Table 44. I/O AC characteristics⁽¹⁾

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
	f	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz
00	f _{max(IO)out}	Maximum frequency.	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	400	NI IZ
00	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	625	ns
	t _{r(IO)out}	Output rise and fail time	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	625	115
	f	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	2	MHz
01	f _{max(IO)out} Maximum frequency ⁽	waximum frequency.	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	1	IVITZ
01	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	125	ns
	t _{r(IO)out}		C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	250	115
	Е	l Maximum frequency ^(ʒ) ⊢	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	10 M	MHz
10	F _{max(IO)out}		(C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	2
10	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	25	no
	t _{r(IO)out}	Output rise and fair time	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	125	ns
	Е	Maximum frequency ⁽³⁾	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	50	MHz
11	F _{max(IO)out}	waximum frequency.	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	8	IVITZ
11	t _{f(IO)out}	Output rice and fall time	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	5	
	t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	30	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller		8	-	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L100xx, STM32L151xx, STM32L152xx and STM32L162xx reference manual (UM0038) for a description of GPIO Port configuration register.

^{2.} Guaranteed by design. Not tested in production.

^{3.} The maximum frequency is defined in Figure 14.




Figure 14. I/O AC characteristics definition

6.3.13 NRST pin characteristics

The NRST pin input driver uses CMOS technology.

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage		V_{SS}	-	0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage		1.4	-	V_{DD}	
V _{OL(NRST)} ⁽¹⁾	NRST output low level voltage	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	1	-	0.4	V
		I _{OL} = 1.5 mA 1.8 V < V _{DD} < 2.7 V	1	- 0.4		
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis		10%V _{DD} ⁽²⁾	-	1	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse		-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse		350	-	-	ns

Table 45. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2. 200} mV minimum value

^{3.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

External reset circuit(1)

NRST(2)

RPU

Filter

STM32L1xx

ai17854b

Figure 15. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 45*. Otherwise the reset will not be taken into account by the device.

6.3.14 TIM timer characteristics

The parameters given in the following table are guaranteed by design.

Refer to Section 6.3.11: I/O current injection characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time		1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock		0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution			16	bit
	16-bit counter clock period when internal clock is selected (timer's prescaler disabled)		1	65536	t _{TIMxCLK}
^t COUNTER		f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
t	Maximum possible count		-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	Maximum possible count	f _{TIMxCLK} = 32 MHz	-	134.2	s

Table 46. TIMx⁽¹⁾ characteristics

^{1.} TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.

6.3.15 Communications interfaces

I²C interface characteristics

The STM32L100RC product line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: SDA and SCL are not "true" opendrain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 47*. Refer also to *Section 6.3.11: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 47.1 C Characteristics								
Symbol	Parameter	Standard mode I ² C ⁽¹⁾		Fast mode	e I ² C ⁽¹⁾⁽²⁾	Unit		
	Parameter	Min	Max	Min	Max	Unit		
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	ше		
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs		
t _{su(SDA)}	SDA setup time	250	-	100	-			
t _{h(SDA)}	SDA data hold time	0	-	0	900 ⁽³⁾			
$t_{r(SDA)} \ t_{r(SCL)}$	SDA and SCL rise time	-	1000	20 + 0.1C _b	300	ns		
$t_{f(SDA)} \ t_{f(SCL)}$	SDA and SCL fall time	-	300	-	300			
$t_{h(STA)}$	Start condition hold time	4.0	-	0.6	ı			
t _{su(STA)}	Repeated Start condition setup time	4.7	-	0.6	-	μs		
t _{su(STO)}	Stop condition setup time	4.0	-	0.6	-	μs		
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs		
C _b	Capacitive load for each bus line	-	400	-	400	pF		

Table 47. I²C characteristics



^{1.} Guaranteed by design, not tested in production.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to
achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast
mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 16. I²C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 48. SCL frequency (f_{PCLK1} = 32 MHz, V_{DD} = 3.3 V)⁽¹⁾⁽²⁾

£ (kHz)	I2C_CCR value
f _{SCL} (kHz)	R_P = 4.7 k Ω
400	0x801B
300	0x8024
200	0x8035
100	0x00A0
50	0x0140
20	0x0320

^{1.} R_P = External pull-up resistance, f_{SCL} = I^2C speed.

^{2.} For speeds around 200 kHz, the tolerance on the achieved speed is of $\pm 5\%$. For other speed ranges, the tolerance on the achieved speed is $\pm 2\%$. These variations depend on the accuracy of the external components used to design the application.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 12*.

Refer to Section 6.3.11: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 49. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
_		Master mode	-	16	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	16	MHz
(SCK)		Slave transmitter	-	12 ⁽³⁾	
t _{r(SCK)} ⁽²⁾ t _{f(SCK)} ⁽²⁾	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)}	NSS setup time	Slave mode	4t _{HCLK}	-	
t _{h(NSS)}	NSS hold time	Slave mode	2t _{HCLK}	-	
$t_{\text{w(SCKH)}^{(2)}}$ $t_{\text{w(SCKL)}^{(2)}}$	SCK high and low time	Master mode	(t _{SCK} /2)-5	(t _{SCK} /2)+3	
t _{su(MI)} ⁽²⁾	Data input actual time	Master mode	5	-	
t _{su(SI)} ⁽²⁾	Data input setup time	Slave mode	6	-	
t _{h(MI)} ⁽²⁾	Data input hold time	Master mode	5	-	ns
t _{h(SI)} ⁽²⁾	Data input hold time	Slave mode	5	-	
t _{a(SO)} ⁽⁴⁾	Data output access time	Slave mode	0	3t _{HCLK}	
t _{v(SO)} (2)	Data output valid time	Slave mode	-	33	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode	-	6.5	
t _{h(SO)} ⁽²⁾	Data output hold time	Slave mode	17	-	
t _{h(MO)} ⁽²⁾	Data output hold time	Master mode	0.5	-	

^{1.} The characteristics above are given for voltage range 1.

^{2.} Based on characterization, not tested in production.

^{3.} The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

^{4.} Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.





Figure 17. SPI timing diagram - slave mode and CPHA = 0

Figure 18. SPI timing diagram - slave mode and CPHA = $1^{(1)}$



1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 19. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

6.3.16 I2S characteristics

Table 50, I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main Clock Output		256 x 8K	256xFs ⁽¹⁾	MHz
t	ISC clock fraguency	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVITZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver, 48KHz	30	70	%
t _{r(CK)}	I2S clock rise time	Capacitive load CL=30pF		8	
t _{f(CK)}	I2S clock fall time	Capacitive load CL-30pr	_	8	
t _{v(WS)}	WS valid time	Master mode	4	24	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	15	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	8	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	9	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	5	-	ns
t _{h(SD_SR)}	Data input noid time	Slave receiver	4	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	64	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	22	-	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	12	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	8	-	

^{1.} The maximum for 256xFs is 8 MHz

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.




Figure 20. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 21. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Based on characterization, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

57

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 51. USB startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

^{1.} Guaranteed by design, not tested in production.

Table 52. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit			
Input levels								
V _{DD}	USB operating voltage ⁽²⁾		3.0	3.6	V			
V _{DI} ⁽³⁾	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-				
V _{CM} ⁽³⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V			
V _{SE} ⁽³⁾	Single ended receiver threshold		1.3	2.0				
Output lev	Output levels							
V _{OL} ⁽⁴⁾	Static output level low	R_L of 1.5 k Ω to 3.6 $V^{(5)}$	-	0.3	V			
V _{OH} ⁽⁴⁾	Static output level high	R_L of 15 k Ω to $V_{SS}^{(5)}$	2.8	3.6	V			

- 1. All the voltages are measured from the local ground potential.
- 2. To be compliant with the USB 2.0 full speed electrical specification, the USB_DP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.
- 3. Guaranteed by characterization, not tested in production.
- 4. Tested in production.
- 5. R_L is the load connected on the USB drivers.

Figure 22. USB timings: definition of data signal rise and fall time




Table 53. USB: full speed electrical characteristics

Driver characteristics ⁽¹⁾							
Symbol	Parameter	Conditions	Min	Max	Unit		
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns		
t _f	Fall Time ⁽²⁾	C _L = 50 pF	4	20	ns		



Table 53. USB: full speed electrical characteristics (continued)

Driver characteristics ⁽¹⁾							
Symbol Parameter Conditions Min Max Unit							
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%		
V _{CRS}	Output signal crossover voltage		1.3	2.0	V		

^{1.} Guaranteed by design, not tested in production.

6.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 55* are guaranteed by design.

Table 54. ADC clock frequency

Symbol	Parameter	Conditions		Min	Max	Unit
		Voltage	$2.4 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$		16	
f _{ADC}	ADC clock frequency	range 1 & 2	1.8 V ≤ V _{DDA} ≤ 2.4 V	0.480	8	MHz
		Vol	tage range 3		4	

Table 55. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply	-	1.8	-	3.6	V
I _{VDDA} ⁽¹⁾	Current on the V _{DDA} input pin	-	-	1000	1450	μА
V _{AIN}	Conversion voltage range	-	0 ⁽²⁾	-	V_{DDA}	V
	12-bit sampling rate	Direct channels	0.03	-	1	Msps
	12-bit sampling rate	Multiplexed channels	0.03	-	0.76	ivisps
	10-bit sampling rate	Direct channels	0.03	-	1.07	Msps
•	To-bit sampling rate	Multiplexed channels	0.03	-	0.8	ivisps
f _S	9 hit campling rate	Direct channels	0.03	-	1.23	Mono
	8-bit sampling rate	Multiplexed channels	0.03	-	0.89	Msps
	6 hit campling rate	Direct channels	0.03	-	1.54	Mono
	6-bit sampling rate	Multiplexed channels	0.03	-	1	Msps

^{2.} Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

Table 55. ADC characteristics (continued)

Table 35. ADC characteristics (continued)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Direct channels 2.4 V \leq V _{DDA} \leq 3.6 V	0.25 ⁽³⁾	-	-		
	Sampling time	$\begin{array}{c} \text{Multiplexed channels} \\ \text{2.4 V} \leq \text{V}_{DDA} \leq 3.6 \text{ V} \end{array}$	0.56 ⁽³⁾	ı	-	lie.	
t _S		Direct channels 1.8 $V \le V_{DDA} \le 2.4 V$	0.56 ⁽³⁾	-	-	μs	
		Multiplexed channels 1.8 $V \le V_{DDA} \le 2.4 V$	1 ⁽³⁾	ı	-		
		-	4	ı	384	1/f _{ADC}	
		f _{ADC} = 16 MHz	1	-	24.75	μs	
t _{CONV}	Total conversion time (including sampling time)	-	phase)	to 384 (sampling phase) +12 (succe approximation)		1/f _{ADC}	
	Internal sample and hold	Direct channels	-	16	-	ηE	
C _{ADC}	capacitor	Multiplexed channels	-	10	-	pF	
f	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f _{ADC}	
f _{TRIG}	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f _{ADC}	
f	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f _{ADC}	
f _{TRIG}	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f _{ADC}	
R _{AIN} ⁽⁴⁾	External input impedance	-	-	-	50	κΩ	
4	Injection trigger conversion	f _{ADC} = 16 MHz	219	-	281	ns	
t _{lat}	latency	-	3.5	-	4.5	1/f _{ADC}	
t.	Regular trigger conversion	f _{ADC} = 16 MHz	156	ı	219	ns	
t _{latr}	latency	-	2.5	-	3.5	1/f _{ADC}	
t _{STAB}	Power-up time	-	-	ı	3.5	μs	

^{1.} The current consumption through VDDA is composed of two parameters:

So, peak consumption is 300+400 = 700 μA and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450 μA at 1Msps

- 2. V_{SSA} must be tied to ground.
- 3. Minimum sampling and conversion time is reached for maximum Rext = 0.5 k Ω .
- 4. For 1 Msp, maximum Rext is 0.5 $k\Omega_{\rm ..}$

⁻ one constant (max 300 μA)


⁻ one variable (max 400 $\mu\text{A}),$ only during sampling time + 2 first conversion pulses

Table	56.	ADC	accuracy	v ⁽¹⁾⁽²⁾
-------	-----	------------	----------	---------------------

Symbol	Parameter	Test conditions	Min ⁽³⁾	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error	$2.4 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	-	1	2	
EG	Gain error	$f_{ADC} = 8 \text{ MHz}, R_{AIN} = 50 \Omega$	-	1.5	3.5	LSB
ED	Differential linearity error	T _A = -40 to 85 °C	-	1	2	
EL	Integral linearity error		-	1.7	3	
ENOB	Effective number of bits	$2.4 \text{ V} \le \text{V}_{\text{DDA}} \le 3.6 \text{ V}$ $f_{\text{ADC}} = 16 \text{ MHz}, R_{\text{AIN}} = 50 \Omega$	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio		57.5	62	-	
SNR	Signal-to-noise ratio	- T _A = -40 to 85 °C 1 kHz ≤ F _{input} ≤ 100 kHz	57.5	62	-	dB
THD	Total harmonic distortion		-74	-75	-	
ET	Total unadjusted error		-	2	3	
EO	Offset error	1.8 V ≤ V _{DDA} ≤ 2.4 V	-	1	1.5	
EG	Gain error	f_{ADC} = 4 MHz, R_{AIN} = 50 Ω	-	1.5	2	LSB
ED	Differential linearity error	T _A = -40 to 85 °C	-	1	2	
EL	Integral linearity error		-	1	1.5	

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.11 does not affect the ADC
 accuracy.
- 3. Based on characterization, not tested in production.

Figure 23. ADC accuracy characteristics



- (1) Example of an actual transfer curve
- (2) the ideal transfer curve
- (3) End point correlation line

 $\ensuremath{\mathsf{E}}_T = Total$ Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. $\ensuremath{\mathsf{E}}_C = Offset$ Error: deviation between the first actual transition and the first ideal one. $\ensuremath{\mathsf{E}}_G = Gain$ Error: deviation between the last ideal transition and the last actual one. $\ensuremath{\mathsf{E}}_D = Differential$ Linearity Error: maximun deviation between actual steps and the ideal one. $\ensuremath{\mathsf{E}}_L = Integral$ Linearity Error: maximun deviation between any actual transition and the end point correlation line.

MS32900V1




Figure 24. Typical connection diagram using the ADC

- Refer to Table 57: RAIN max for fADC = 16 MHz for the value of R_{AIN} and Table 55: ADC characteristics for the value of C_{ADC}
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

Table 57. R_{AIN} max for $f_{ADC} = 16 \text{ MHz}^{(1)}$

	AIN						
		R _{AIN} max (kΩ)					
Ts (cycles)	Ts (µs)	Multiplexed channels		Direct channels			
		2.4 V < V _{DDA} < 3.6 V	1.8 V < V _{DDA} < 2.4 V	2.4 V < V _{DDA} < 3.3 V	1.8 V < V _{DDA} < 2.4 V		
4	0.25	Not allowed	Not allowed	0.7	Not allowed		
9	0.5625	0.8	Not allowed	2.0	1.0		
16	1	2.0	0.8	4.0	3.0		
24	1.5	3.0	1.8	6.0	4.5		
48	3	6.8	4.0	15.0	10.0		
96	6	15.0	10.0	30.0	20.0		
192	12	32.0	25.0	50.0	40.0		
384	24	50.0	50.0	50.0	50.0		

^{1.} Guaranteed by design, not tested in production.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 25*. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.




Figure 25. Power supply and reference decoupling

477

DAC electrical specifications 6.3.18

Data guaranteed by design, not tested in production, unless otherwise specified.

Difference between two consecutive codes - 1 LSB. **Table 58. DAC characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		1.8	-	3.6	V
(4)	Current consumption on	No load, middle code (0x800)	-	210	320	
I _{DDA} ⁽¹⁾	V _{DDA} supply V _{DDA} = 3.3 V	No load, worst code (0xF1C)	-	320	520	μA
R _L ⁽²⁾	Resistive load	DAC output buffer ON	5	-	-	kΩ
C _L ⁽²⁾	Capacitive load	DAC output buller ON	-	-	50	pF
R _O	Output impedance	DAC output buffer OFF	6	8	10	kΩ
VDAC OUT	Voltage on DAC_OUT	DAC output buffer ON	0.2	-	V _{DDA} – 0.2	V
V _{DAC_OUT}	output	DAC output buffer OFF	0.5	-	V _{DDA} – 1LSB	mV
DNL ⁽¹⁾	Differential non	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	1.5	3	
5142	linearity ⁽³⁾	No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF	-	1.5	3	
INL ⁽¹⁾	Integral non linearity ⁽⁴⁾	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	2	4	
IINL	integral non intearty	No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF	-	2	4	LSB
Offset ⁽¹⁾	Offset error at code	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	±10	±25	
Oliset	0x800 ⁽⁵⁾	No R_{LOAD} , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	±5	±8	
Offset1 ⁽¹⁾	Offset error at code 0x001 ⁽⁶⁾	No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF	-	±1.5	±5	
dOffoot/dT(1)	Offset error temperature	V _{DDA} = 3.3V T _A = 0 to 50 °C DAC output buffer OFF	-20	-10	0	μV/°C
dOffset/dT ⁽¹⁾	coefficient (code 0x800)	V _{DDA} = 3.3V T _A = 0 to 50 °C DAC output buffer ON	0	20	50	μν/ Ο
Gain ⁽¹⁾	Coin arror(7)	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	+0.1 / - 0.2%	+0.2 / -0.5%	0/
Gain'	Gain error ⁽⁷⁾	No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	%

Table 58. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
dGain/dT ⁽¹⁾	Gain error temperature	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C DAC output buffer OFF	-10	-2	0	- μV/°C
dGain/d1	coefficient	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C DAC output buffer ON	-40	-8	0	- μν/ Ο
TUE ⁽¹⁾	Total unadjusted error	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	12	30	LSB
TOE	Total unaujusteu error	No R_{LOAD} , $C_L \le 50 pF$ DAC output buffer OFF	-	8	12	LOB
tsettling	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-		1	Msps
t _{WAKEUP}	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁸⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

- 1. Data based on characterization results.
- 2. Connected between DAC_OUT and VSSA.
- 3. Difference between two consecutive codes 1 LSB.
- 4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 5. Difference between the value measured at Code (0x800) and the ideal value = $V_{DDA}/2$.
- 6. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{DDA} – 0.2) V when buffer is ON.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

Buffered/Non-buffered DAC

Buffer(1)

12-bit digital to analog converter

C LOAD

ai17157V2

Figure 26. 12-bit buffered /non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.19 Comparator

Table 59. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage		1.8		3.6	V
R _{400K}	R _{400K} value		-	400	-	kΩ
R _{10K}	R _{10K} value		-	10	-	N22
V _{IN}	Comparator 1 input voltage range		0.6	-	V_{DDA}	V
t _{START}	Comparator startup time		-	7	10	ше
td	Propagation delay ⁽²⁾		-	3	10	μs
Voffset	Comparator offset		-	±3	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 \text{ °C}$	0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾		-	160	260	nA

^{1.} Based on characterization, not tested in production.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

^{3.} Comparator consumption only. Internal reference voltage not included.

Table 60. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage		1.8	-	3.6	V
V _{IN}	Comparator 2 input voltage range		0	-	V_{DDA}	V
+ .	Comparator startup time	Fast mode	-	15	20	
t _{START}	Comparator startup time	Slow mode	-	20	25	
4	Propagation delay ⁽²⁾ in slow mode	$1.8 \text{ V} \le \text{V}_{DDA} \le 2.7 \text{ V}$	-	1.8	3.5	
t _{d slow}	I slow I Topagation delay 7 III slow filode	$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	-	2.5	6	μs
4	Propagation delay ⁽²⁾ in fast mode	$1.8 \text{ V} \le \text{V}_{DDA} \le 2.7 \text{ V}$	-	0.8	2	
t _{d fast}	Propagation delay. 7 in last mode	$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	-	1.2	4	
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C $V_{-} = V_{REFINT}$, $3/4 \ V_{REFINT}$, $1/2 \ V_{REFINT}$, $1/4 \ V_{REFINT}$.	-	15	30	ppm /°C
1	Current concumption(3)	Fast mode	-	3.5	5	
I _{COMP2}	Current consumption ⁽³⁾	Slow mode	-	0.5	2	μΑ

^{1.} Based on characterization, not tested in production.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

6.3.20 LCD controller

The STM32L100RC embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Table 61. LCD controller characteristics

Symbol	Parameter	Min	Тур	Max	Unit	
V_{LCD}	LCD external voltage	-	-	3.6		
V _{LCD0}	LCD internal reference voltage 0	-	2.6	-		
V _{LCD1}	LCD internal reference voltage 1	-	2.73	-		
V _{LCD2}	LCD internal reference voltage 2	-	2.86	-		
V _{LCD3}	LCD internal reference voltage 3	-	2.98	-	V	
V _{LCD4}	LCD internal reference voltage 4	-	3.12	-		
V _{LCD5}	LCD internal reference voltage 5	-	3.26	-		
V _{LCD6}	LCD internal reference voltage 6	-	3.4	-		
V _{LCD7}	LCD internal reference voltage 7	-	3.55	-		
C _{ext}	V _{LCD} external capacitance	0.1		2	μF	
. (1)	Supply current at V _{DD} = 2.2 V	-	3.3	-		
I _{LCD} ⁽¹⁾	Supply current at V _{DD} = 3.0 V	-	3.1	-	μA	
R _{Htot} ⁽²⁾	Low drive resistive network overall value	5.28	6.6	7.92	МΩ	
R _L ⁽²⁾	High drive resistive network total value	192	240	288	kΩ	
V ₄₄	Segment/Common highest level voltage	-	-	V_{LCD}	V	
V ₃₄	Segment/Common 3/4 level voltage	-	3/4 V _{LCD}	-		
V ₂₃	Segment/Common 2/3 level voltage	-	2/3 V _{LCD}	-		
V ₁₂	Segment/Common 1/2 level voltage	-	1/2 V _{LCD}	-	V	
V ₁₃	Segment/Common 1/3 level voltage	-	1/3 V _{LCD}	-	v	
V ₁₄	Segment/Common 1/4 level voltage	-	1/4 V _{LCD}	-	İ	
V ₀	Segment/Common lowest level voltage	0	-	-		
ΔVxx ⁽³⁾	Segment/Common level voltage error T _A = -40 to 85 °C	-	-	± 50	mV	

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

^{2.} Guaranteed by design, not tested in production.

^{3.} Based on characterization, not tested in production.

Package characteristics 7

Package mechanical data 7.1

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DocID024995 Rev 1 96/103






Figure 27. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 62. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А			1.600			0.0630
A1		0.050	0.150		0.0020	0.0059
A2	1.400	1.350	1.450	0.0551	0.0531	0.0571
b	0.220	0.170	0.270	0.0087	0.0067	0.0106
С		0.090	0.200		0.0035	0.0079
D	12.000	11.800	12.200	0.4724	0.4646	0.4803
D1	10.000	9.800	10.200	0.3937	0.3858	0.4016
D3	7.500			0.2953		
E	12.000	11.800	12.200	0.4724	0.4646	0.4803
E1	10.000	9.800	10.200	0.3937	0.3858	0.4016
E3	7.500			0.2953		
е	0.500			0.0197		
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
ccc			0.080			0.0031
K	3.5	0.0	7.0	3.5	0.0	7.0

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 28. Recommended footprint

1. Dimensions are in millimeters.



7.2 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol Parameter Value Unit Thermal resistance junction-ambient °C/W 46 Θ_{JA} LQFP64 - 10 x 10 mm / 0.5 mm pitch

Table 63. Thermal characteristics

3000.00 2500.00 Forbidden area TJ > TJ max 2000.00 PD (mW) 1500.00 LQFP64 10x10mm 1000.00 500.00 0.00 100 0 Temperature(°C) MS32901V

Figure 29. Thermal resistance

7.2.1 Reference document


JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

DocID024995 Rev 1 100/103



8 Ordering information scheme

Table 64. STM32L100RC ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Revision history STM32L100RC

9 Revision history

Table 65. Document revision history

Date	Revision	Changes
25-Jul-2013	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

