LC89091JAGEVK



LC89091JA Digital Audio Interface Receiver

Test Procedure

http://onsemi.com

This document explains various evaluations of digital audio interface receiver LC89091JA.

Table of Contents


1.	Function Check (PC doesn't use)	P- 2
2.	Function Check (PC uses)	P- 3
3.	Consumption Current Measurement	P- 4
4.	Lock-up Time Measurement	P- 5
5.	PLL Clock Jitter Measurement	P- 6
6.	S/PDIF Input Jitter Tolerance Measurement	P- 7
7.	Example of Sound Quality Evaluation Circuit Configuration	
	(2 channel stereo audio)	P- 8
8.	Example of Sound Quality Evaluation Circuit Configuration	
	(5.1 channel multi-channel audio)	P- 9

Modification History

Ver	Date	Description
0.00	2013.04.02	First edition

1. Function Check (PC doesn't use)

• Basic operation of LC89091JA can be checked.




LC89091JAGEVB

Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output

S/PDIF		Emphasis		LED indication		
Linear-PCM	Non-PCM	Emphasis input	D2 Emphasis	D3 PLL error	D4 Non-PCM	DAC output
×	×	×	Off	Turn on	Off	ADC data
Input	×	No	Off	Off	Off	Demodulation data
Input	×	Yes	Turn on	Off	Off	Demodulation data
×	Input	×	Off	Off	Turn on	Demodulation data

2. Function Check (PC uses)

• PC can be connected by USB and operation of LC89091JA can be checked by I2C control.




LC89091JAGEVB

Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output

Setting Item	R/W	Adr	D7	D6	D5	D4	D3	D2	D1	D0
System	R/W	00h	"0"	MPSEL	DATWT	ERRWT	ADMODE	AMPOPR	PDMODE	SYSRST
Clock	R/W	01h	"0"	"0"	XOUTCK	PRSEL1	PRSEL0	PLLDIV1	PLLDIV0	PLLACC
Data	R/W	02h	NPMODE	ERRSEL	GPOSEL1	GPOSEL0	DATMUT	THRSEL	DINSEL	DAFORM
Fs	R	03h	0	0	0	ERRFLG	FSC3	FSC2	FSC1	FSC0
	R	04h	CS7	CS6	CS5	CS4	CS3	CS2	CS1	CS0
	R	05h	CS15	CS14	CS13	CS12	CS11	CS10	CS9	CS8
Channel status	R	06h	CS23	CS22	CS21	CS20	CS19	CS18	CS17	CS16
	R	07h	CS31	CS30	CS29	CS28	CS27	CS26	CS25	CS24
	R	08h	CS39	CS38	CS37	CS36	CS35	CS34	CS33	CS32

3. Consumption Current Measurement

- The consumption current of LC89091JA can be measured.
- JP5 socket remove and a current measurement machine insert in TP12 and TP13.
- Current limiting resistor (R5, R8, R10, R23) of LED remove.
- The current of various states can be measured by register control. (Current at the time of power down, etc.)




LC89091JAGEVB

Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output

Setting Item	R/W	Adr	D7	D6	D5	D4	D3	D2	D1	D0
System	R/W	00h	"0"	MPSEL	DATWT	ERRWT	ADMODE	AMPOPR	PDMODE	SYSRST
Clock	R/W	01h	"0"	"0"	XOUTCK	PRSEL1	PRSEL0	PLLDIV1	PLLDIV0	PLLACC
Data	R/W	02h	NPMODE	ERRSEL	GPOSEL1	GPOSEL0	DATMUT	THRSEL	DINSEL	DAFORM
Fs	R	03h	0	0	0	ERRFLG	FSC3	FSC2	FSC1	FSC0
	R	04h	CS7	CS6	CS5	CS4	CS3	CS2	CS1	CS0
	R	05h	CS15	CS14	CS13	CS12	CS11	CS10	CS9	CS8
Channel	R	06h	CS23	CS22	CS21	CS20	CS19	CS18	CS17	CS16
status	R	07h	CS31	CS30	CS29	CS28	CS27	CS26	CS25	CS24
	R	08h	CS39	CS38	CS37	CS36	CS35	CS34	CS33	CS32


4. Lock-up Time Measurement

- Time until an error flag is canceled is measured after S/PDIF input.
- It is set as register ERRSEL (address 02h, D6) =1.




LC89091JAGEVB

Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output



5. PLL Clock Jitter Measurement

- The clock jitter of master clock MCKO is measured with a dedicated device.
- S/PDIF's input recommends a caxial with little influence of reflection.




LC89091JAGEVB


Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output

6. S/PDIF Input Jitter Tolerance Measurement


- S/PDIF including jitter inputs to LC89091 and checks whether data is correctly receivable.
- The frequency and amplitude of impressing jitter are based on IEC60958-3.
- Please refer to the equipment manual for a measuring method.



Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output




7. Example of Sound Quality Evaluation Circuit Configuration (2 channel stereo audio)



LC89091JAGEVB

Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output

8. Example of Sound Quality Evaluation Circuit Configuration (5.1 channel multi-channel audio)



LC89091JAGEVB

Power supply	USB	External DC	DSP connection	YES	NO
Register control	YES	NO	PLL error monitor	LED (D3)	PC
S/PDIF input	TOSLINK	COAXIAL	Non-PCM monitor	LED (D4)	PC
ADC connection	YES	NO	Emphasis monitor	LED (D2)	PC
DAC connection	YES	NO	Demodulation data	Oscilloscope	Audio output

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa