# 30 V, 2 A, Low V<sub>CE(sat)</sub> PNP Transistor

ON Semiconductor's  $e^2$ PowerEdge family of low  $V_{CE(sat)}$  transistors are miniature surface mount devices featuring ultra low saturation voltage ( $V_{CE(sat)}$ ) and high current gain capability. These are designed for use in low voltage, high speed switching applications where affordable efficient energy control is important.

Typical application are DC-DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e<sup>2</sup>PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

 These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## MAXIMUM RATINGS (T<sub>A</sub> = 25°C)

, , , ,			
Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	-30	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	-50	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	-5.0	Vdc
Collector Current - Continuous	Ic	-1.0	Α
Collector Current - Peak	I <sub>CM</sub>	-2.0	Α

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation  TA = 25°C	P <sub>D</sub> (Note 1)	310	mW
Derate above 25°C		2.5	mW/°C
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub> (Note 1)	403	°C/W
Total Device Dissipation  T <sub>A</sub> = 25°C  Derate above 25°C	P <sub>D</sub> (Note 2)	710 5.7	mW mW/°C
Derate above 25 C		5.7	IIIVV/ C
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub> (Note 2)	176	°C/W
Total Device Dissipation (Single Pulse < 10 sec.)	P <sub>Dsingle</sub> (Note 3)	575	mW
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. FR-4 @ Minimum Pad.
- 2. FR-4 @ 1.0 X 1.0 inch Pad.
- 3. Refer to Figure 8.



## ON Semiconductor®

http://onsemi.com


# $\begin{array}{c} \text{30 VOLTS} \\ \text{2.0 AMPS} \\ \text{PNP LOW V}_{\text{CE(sat)}} \text{ TRANSISTOR} \\ \text{EQUIVALENT R}_{\text{DS(on)}} \text{ 200 m} \Omega \end{array}$





SOT-23 (TO-236) CASE 318 STYLE 6

## **MARKING DIAGRAM**



VS4 = Specific Device Code

M = Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or overbar may vary depending upon manufacturing location.

## **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>		
NSS30100LT1G	SOT-23 (Pb-Free)	3000/Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS	<u> </u>		•	
Collector – Emitter Breakdown Voltage $(I_C = -10 \text{ mAdc}, I_B = 0)$	V <sub>(BR)CEO</sub>	-30	_	Vdc
Collector – Base Breakdown Voltage (I <sub>C</sub> = -0.1 mAdc, I <sub>E</sub> = 0)	V <sub>(BR)</sub> CBO	-50	_	Vdc
Emitter – Base Breakdown Voltage (I <sub>E</sub> = -0.1 mAdc, I <sub>C</sub> = 0)	V <sub>(BR)EBO</sub>	-5.0	-	Vdc
Collector Cutoff Current (V <sub>CB</sub> = -30 Vdc, I <sub>E</sub> = 0)	Ісво	-	-0.1	μAdc
Collector-Emitter Cutoff Current (V <sub>CES</sub> = -30 Vdc)	I <sub>CES</sub>	-	-0.1	μAdc
Emitter Cutoff Current (V <sub>EB</sub> = -4.0 Vdc)	I <sub>EBO</sub>	-	-0.1	μAdc
ON CHARACTERISTICS				
DC Current Gain (Note 4) (Figure 1) $ (I_C = -1.0 \text{ mA}, V_{CE} = -2.0 \text{ V}) $ $ (I_C = -500 \text{ mA}, V_{CE} = -2.0 \text{ V}) $ $ (I_C = -1.0 \text{ A}, V_{CE} = -2.0 \text{ V}) $ $ (I_C = 2.0 \text{ A}, V_{CE} = -2.0 \text{ V}) $	h <sub>FE</sub>	100 100 80 40	- 300 - -	
Collector – Emitter Saturation Voltage (Note 4) (Figure 3) $ \begin{pmatrix} I_C = -0.5 \text{ A}, I_B = -0.05 \text{ A} \end{pmatrix} $ $ \begin{pmatrix} I_C = -1.0 \text{ A}, I_B = 0.1 \text{ A} \end{pmatrix} $ $ \begin{pmatrix} I_C = -2.0 \text{ A}, I_B = -0.2 \text{ A} \end{pmatrix} $	V <sub>CE(sat)</sub>	- - -	-0.25 -0.30 -0.65	V
Base – Emitter Saturation Voltage (Note 4) (Figure 2) $(I_C = -1.0 \text{ A}, I_B = -0.1 \text{ A})$	V <sub>BE(sat)</sub>	-	-1.2	V
Base – Emitter Turn–on Voltage (Note 4) (I <sub>C</sub> = -1.0 A, V <sub>CE</sub> = -2.0 V)	V <sub>BE(on)</sub>	-	-1.1	V
Cutoff Frequency ( $I_C = -100 \text{ mA}$ , $V_{CE} = -5.0 \text{ V}$ , $f = 100 \text{ MHz}$ )	f <sub>T</sub>	100	-	MHz
Output Capacitance (f = 1.0 MHz)	Cobo	_	15	pF

<sup>4.</sup> Pulsed Condition: Pulse Width = 300 msec, Duty Cycle  $\leq$  2%.



230  $V_{CE} = -1.0 \text{ V}$ 210 125°C 190 hFE, DC CURRENT GAIN 170 150 25°C 130 110 90 -55°C 70 50 1.0 10 100 1000 IC, COLLECTOR CURRENT (mA)

Figure 1. DC Current Gain versus **Collector Current** 

Figure 2. DC Current Gain versus **Collector Current** 




Figure 3. "On" Voltages

Figure 4. Base Emitter Saturation Voltage versus Collector Current

 $I_{\rm C}/I_{\rm B} = 100$ 

1.0

10




Figure 5. Collector Emitter Saturation Voltage versus Base Current

Figure 6. Collector Emitter Saturation Voltage versus Collector Current




Figure 7. Safe Operating Area





Figure 8. Normalized Thermal Response

#### PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP** 



#### NOTES


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
  THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104
θ	0°		10°	0°		10°

#### STYLE 6:

- PIN 1. BASE
  - 2. **EMITTER**
  - COLLECTOR

#### **SOLDERING FOOTPRINT**



ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, ON semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implications the polar or other applications intended to surgical implications which the failure of the SCILLC expects existing where surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative