

High Performance LVPECL Fanout Buffer

Features

- 4 LVPECL outputs
- Up to 1.5GHz output frequency
- Ultra low additive phase jitter: < 0.03 ps (typ) (differential 156.25MHz, 12KHz to 20MHz integration range)
- Two selectable inputs
- Low delay from input to output (Tpd typ. < 1.5ns)
- 2.5V / 3.3V power supply
- Industrial temperature support
- TSSOP-20 package


Description

The PI6C4911504-03 is a high performance fanout buffer device which supports up to 1.5GHz frequency. PI6C4911504-03 features selectable single-ended clock or crystal inputs and translates to four LVPECL outputs. The outputs are synchronized with input clock during asynchronous assertion /deassertion of CLK_EN pin. PI6C4911504-03 is ideal for crystal or LVCMOS/ LVTTTL to LVPECL translation. Typical clock translation and distribution applications are data-communications and telecommunications. This device is ideal for systems that need to distribute low jitter clock signals to multiple destinations.


Applications

- Networking systems including switches and Routers
- High frequency backplane based computing and telecom platforms

Block Diagram



Pin Configuration (20-Pin TSSOP)



Pinout Table

Pin #	Pin Name	Type		Description
1	V _{EE}	Power		Negative power supply
2	CLK_EN	Input	Pullup	Clock output enable/ disable
3	CLK_SEL	Input	Pulldown	Clock input source selection pin
4	CLK	Input	Pulldown	Clock input
5	NC	-		No Connect
6	XTAL1	Input		Xtal input
7	XTAL2	Output		Xtal output
8, 9	NC	-		No connect
10, 13, 18	V _{CC}	Power		Power supply
11, 12	nQ3 Q3	Output		LVPECL output clock
14, 15	nQ2 Q2	Output		LVPECL output clock
16, 17	nQ1 Q1	Output		LVPECL output clock
19, 20	nQ0 Q0	Output		LVPECL output clock

Note: Pullup and Pulldown are for internal input resistors

Function Table

Table 1: Clock source input select function

CLK_SEL	Function
0	CLK is the selected reference input
1	XTAL is the selected input

Table 2: Clock output select function

CLK_EN	Function
0	All outputs disabled. Qx disabled low, nQx disabled High.
1	All outputs enabled.

Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested)

Storage temperature.....-55 to +150°C
 Supply Voltage to Ground Potential (VCC)..... -0.5 to +4.65V
 Inputs (Referenced to GND) -0.5 to Vcc+0.5V
 Clock Output (Referenced to GND)..... -0.5 to Vcc+0.5V
 Soldering Temperature (Max of 10 seconds)+260°C
 Latch up200mA

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Power Supply Characteristics and Operating Conditions

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
V _{CC}	Supply Voltage		3.135		3.465	V
			2.375		2.625	V
I _{DD}	Power Supply Current	All outputs unloaded			130	mA
T _A	Ambient Operating Temperature		-40		85	°C

DC Electrical Specifications - LVCMOS Inputs

Symbol	Parameter		Conditions	Min.	Typ.	Max.	Units
V _{IH}	Input high voltage		V _{CC} =3.3V	2.0		V _{CC} +0.3	V
V _{IL}	Input low voltage		V _{CC} =3.3V	-0.3		0.8	V
V _{IH}	Input high voltage		V _{CC} =2.5V	1.7		V _{CC} +0.3	V
V _{IL}	Input low voltage		V _{CC} =2.5V	-0.3		0.7	V
I _{IH}	Input High current	CLK, CLK_SEL				150	uA
		CLK_EN				10	uA
I _{IL}	Input Low current	CLK, CLK_SEL		-10			uA
		CLK_EN		-150			uA
C _{IN}	Input capacitance				4		pF
R _{PULLUP/ PULLDOWN}	Input pullup and pulldown resistor				50		kΩ

DC Electrical Specifications- LVPECL Outputs

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
V _{OH}	Output High voltage	V _{DD} =3.3V	2.1		2.6	V
		V _{DD} =2.5V	1.3		1.6	
V _{OL}	Output Low voltage	V _{DD} =3.3V	1.3		1.8	V
		V _{DD} =2.5V	0.5		0.8	

AC Electrical Specifications – Differential Outputs

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
F _{OUT}	Clock output frequency	LVPECL			1500	MHz
T _r	Output rise time	From 20% to 80%		150		ps
T _f	Output fall time	From 80% to 20%		150		ps
T _{ODC}	Output duty cycle		48		52	%
V _{PP}	Output swing Single-ended	LVPECL outputs	400			mV
T _j	Buffer additive jitter RMS			0.03		ps
T _{SK}	Output Skew	4 outputs devices, outputs in same bank, with same load, at DUT.		40		ps
T _{PD}	Propagation Delay			1500		ps
T _{OD}	Valid to HiZ		200			ns
T _{OE}	HiZ to valid		200			ns

Notes:


All parameters are measured with CMOS input of 266MHz unless stated otherwise

Crystal Characteristics

Parameters	Test Conditions	Min.	Typ.	Max.	Units
Mode of Oscillation		Fundamental			
Frequency		12		50	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW


Propagation Delay

Propagation Delay T_{PD}




Output Skew

Output Skew T_{SK}




Part to Part Skew


Part-to-Part Skew



Configuration Test Load Board Termination for LVPECL



Packaging Mechanical: 20-Contact TSSOP (L)



12-0373

Ordering Information

Ordering Number	Package Code	Package Description
PI6C4911504-03LIE	L	Pb-free & Green 20-Contact TSSOP

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- X suffix = Tape/Reel