

## DUAL 1:3 LOW-JITTER BUFFER/LEVEL TRANSLATOR

### Features

- 6 differential or 12 (in phase) LVCMOS outputs
- Ultra-low additive jitter: 45 fs rms
- Wide frequency range: 1 to 725 MHz
- Any-format input with pin selectable output formats: LVPECL, low power LVPECL, LVDS, CML, HCSL, LVCMOS
- Synchronous output enable
- Output clock division: /1, /2, /4
- Low output-output skew: 25 ps
- Loss of signal (LOS) monitors for loss of input clock
- Independent  $V_{DD}$  and  $V_{DDA}$ : 1.8/2.5/3.3 V
- Selectable LVCMOS drive strength to tailor jitter and EMI performance
- Small size: 32-QFN (5 mm x 5 mm)
- RoHS compliant, Pb-free
- Industrial temperature range: -40 to +85 °C


### Applications

- High-speed clock distribution
- Ethernet switch/router
- Optical Transport Network (OTN)
- SONET/SDH
- PCI Express Gen 1/2/3
- Storage
- Telecom
- Industrial
- Servers
- Backplane clock distribution

### Description

The Si53308 is an ultra low jitter six output differential buffer with pin-selectable output clock signal format and divider selection. The device is a dual 1:3 buffer providing the functionality of two independent buffers in a single IC. The Si53308 utilizes Silicon Laboratories' advanced CMOS technology to fanout clocks from 1 to 725 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53308 features minimal cross-talk and provides superior supply noise rejection, simplifying low jitter clock distribution in noisy environments. Independent core and output bank supply pins provide integrated level translation without the need for external circuitry.


### Functional Block Diagram



### Ordering Information:

See page 28.

### Pin Assignments



Patents pending



---

## TABLE OF CONTENTS

---

<b>Section</b>	<b>Page</b>
<b>1. Electrical Specifications</b> .....	<b>4</b>
<b>2. Functional Description</b> .....	<b>13</b>
2.1. Universal, Any-Format Input .....	13
2.2. Input Bias Resistors .....	15
2.3. Universal, Any-Format Output Buffer .....	15
2.4. Synchronous Output Enable .....	16
2.5. Flexible Output Divider .....	16
2.6. Output Enable Logic .....	16
2.7. Loss of Signal (LOS) Indicator .....	16
2.8. Power Supply ( $V_{DD}$ and $V_{DDOX}$ ) .....	16
2.9. Output Clock Termination Options .....	17
2.10. AC Timing Waveforms .....	20
2.11. Typical Phase Noise Performance .....	21
2.12. Input Noise Isolation .....	24
2.13. Power Supply Noise Rejection .....	24
<b>3. Pin Description: 32-Pin QFN</b> .....	<b>25</b>
<b>4. Ordering Guide</b> .....	<b>28</b>
<b>5. Package Outline</b> .....	<b>29</b>
5.1. 5x5 mm 32-QFN Package Diagram .....	29
<b>6. PCB Land Pattern</b> .....	<b>30</b>
6.1. 5x5 mm 32-QFN Package Land Pattern .....	30
<b>7. Top Marking</b> .....	<b>31</b>
7.1. Si53308 Top Marking .....	31
7.2. Top Marking Explanation .....	31
<b>Contact Information</b> .....	<b>32</b>

# Si53308

---

## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature	T <sub>A</sub>		-40	—	85	°C
Supply Voltage Range*	V <sub>DD</sub>	LVDS, CML	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		LVPECL, low power LVPECL, LVCMS	2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		HCSL	2.97	3.3	3.63	V
Output Buffer Supply Voltage*	V <sub>DDOX</sub>	LVDS, CML	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		LVPECL, low power LVPECL, LVCMS	2.38	2.5	2.63	V
			2.97	3.3	3.63	V
		HCSL	2.97	3.3	3.63	V

\*Note: Core supply V<sub>DD</sub> and output buffer supplies V<sub>DDO</sub> are independent.

**Table 2. Input Clock Specifications**

(V<sub>DD</sub>=1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub>=-40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Differential Input Common Mode Voltage	V <sub>CM</sub>	V <sub>DD</sub> = 2.5 V ± 5%, 3.3 V ± 10%	0.05	—	—	V
Differential Input Swing (peak-to-peak)	V <sub>IN</sub>		0.2	—	2.2	V
LVCMS Input High Voltage	V <sub>IH</sub>	V <sub>DD</sub> = 2.5 V ± 5%, 3.3 V ± 10%	V <sub>DD</sub> × 0.7	—	—	V
LVCMS Input Low Voltage	V <sub>IL</sub>	V <sub>DD</sub> = 2.5 V ± 5%, 3.3 V ± 10%	—	—	V <sub>DD</sub> × 0.3	V
Input Capacitance	C <sub>IN</sub>	CLK0 and CLK1 pins with respect to GND	—	5	—	pF

**Table 3. DC Common Characteristics**(V<sub>DD</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	I <sub>DD</sub>		—	65	100	mA
Output Buffer Supply Current (Per Clock Output) @100 MHz (diff) @200 MHz (CMOS)	I <sub>DDOX</sub>	LVPECL (3.3 V)	—	35	—	mA
		Low Power LVPECL (3.3 V)*	—	35	—	mA
		LVDS (3.3 V)	—	20	—	mA
		CML (3.3 V)	—	35	—	mA
		HCSL, 100 MHz, 2 pF load (3.3 V)	—	35	—	mA
		CMOS (2.5 V, SFOUT = Open/0), per output, C <sub>L</sub> = 5 pF, 200 MHz	—	8	—	mA
		CMOS (3.3 V, SFOUT = 0/1), per output, C <sub>L</sub> = 5 pF, 200 MHz	—	15	—	mA
Voltage Reference	V <sub>REF</sub>	V <sub>REF</sub> pin (VDD = 2.5/3.3 V)	—	VDD/2	—	V
Input High Voltage	V <sub>IH</sub>	SFOUTX, DIVX, OEX	0.8xVDD	—	—	V
Input Mid Voltage	V <sub>IM</sub>	SFOUTX, DIVX 3-level input pins	0.45xVDD	0.5xVDD	0.55xVDD	V
Input Low Voltage	V <sub>IL</sub>	SFOUTX, DIVX, OEX	—	—	0.2xVDD	V
Output Voltage High	V <sub>OH</sub>	I <sub>DD</sub> = -1 mA	0.8xVDD	—	—	V
Output Voltage Low	V <sub>OL</sub>	I <sub>DD</sub> = 1 mA	—	—	0.2xVDD	V
Internal Pull-down Resistor	R <sub>DOWN</sub>	DIVX, SFOUTX	—	25	—	kΩ
Internal Pull-up Resistor	R <sub>UP</sub>	DIVX, SFOUTX, OEX	—	25	—	kΩ
*Note: Low-power LVPECL mode supports an output termination scheme that will reduce overall system power.						

# Si53308

---

**Table 4. Output Characteristics (LVPECL)**

( $V_{DD} = V_{DDOX} = 2.5 \text{ V} \pm 5\%$ , or  $3.3 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output DC Common Mode Voltage	$V_{COM}$		$V_{DDOX} - 1.595$	—	$V_{DDOX} - 1.245$	V
Single-Ended Output Swing*	$V_{SE}$		0.55	0.80	1.050	V

\*Note: Unused outputs can be left floating. Do not short unused outputs to ground.

**Table 5. Output Characteristics (Low Power LVPECL)**

( $V_{DD} = V_{DDOX} = 2.5 \text{ V} \pm 5\%$ , or  $3.3 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output DC Common Mode Voltage	$V_{COM}$	$R_L = 100 \Omega$ across $Q_n$ and $\bar{Q}_n$	$V_{DDOX} - 1.895$	—	$V_{DDOX} - 1.275$	V
Single-Ended Output Swing*	$V_{SE}$	$R_L = 100 \Omega$ across $Q_n$ and $\bar{Q}_n$	0.25	0.60	0.85	V

\*Note:  $R_L = 100 \Omega$  across  $Q_n$  and  $\bar{Q}_n$ .

**Table 6. Output Characteristics—CML**

( $V_{DD} = V_{DDOX} = 1.8 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ , or  $3.3 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Single-Ended Output Swing	$V_{SE}$	Terminated as shown in Figure 7 (CML termination).	300	400	500	mV

**Table 7. Output Characteristics—LVDS**

( $V_{DD} = V_{DDOX} = 1.8 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ , or  $3.3 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Single-Ended Output Swing	$V_{SE}$	$R_L = 100 \Omega$ across $Q_N$ and $\bar{Q}_N$	247	—	454	mV
Output Common Mode Voltage ( $V_{DDO} = 2.5 \text{ V}$ or $3.3 \text{ V}$ )	$V_{COM1}$	$V_{DDOX} = 2.38$ to $2.63 \text{ V}$ , $2.97$ to $3.63 \text{ V}$ , $R_L = 100 \Omega$ across $Q_N$ and $\bar{Q}_N$	1.10	1.25	1.35	V
Output Common Mode Voltage ( $V_{DDO} = 1.8 \text{ V}$ )	$V_{COM2}$	$V_{DDOX} = 1.71$ to $1.89 \text{ V}$ , $R_L = 100 \Omega$ across $Q_N$ and $\bar{Q}_N$	0.85	0.97	1.10	V

**Table 8. Output Characteristics—LVCMOS**(V<sub>DD</sub> = V<sub>DDOX</sub> = 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage High*	V <sub>OH</sub>		0.80 × V <sub>DDOX</sub>	—	—	V
Output Voltage Low*	V <sub>OL</sub>		—	—	0.20 × V <sub>DDOX</sub>	V

\*Note: I<sub>OH</sub> and I<sub>OL</sub> per the Output Signal Format Table for specific V<sub>DDOX</sub> and SFOUTX settings.**Table 9. Output Characteristics—HCSL**(V<sub>DD</sub> = V<sub>DDOX</sub> = 3.3 V ± 10%, T<sub>A</sub> = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage High	V <sub>OH</sub>	R <sub>L</sub> = 50 Ω to GND	550	700	850	mV
Output Voltage Low	V <sub>OL</sub>	R <sub>L</sub> = 50 Ω to GND	–150	0	150	mV
Single-Ended Output Swing	V <sub>SE</sub>	R <sub>L</sub> = 50 Ω to GND	550	700	850	mV
Crossing Voltage	V <sub>C</sub>	R <sub>L</sub> = 50 Ω to GND	250	350	550	mV

**Table 10. AC Characteristics**(V<sub>DD</sub> = V<sub>DDOX</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LOS Deassertion Time <sup>1</sup>	T <sub>LOSCLR</sub>	F < 100 MHz	—	Tper+15	—	ns
		F > 100 MHz	—	25	—	ns
LOS Assertion Time <sup>2</sup>	T <sub>LOSACT</sub>		—	15	—	μs
			—	15	—	μs
Frequency	F	LVPECL, low power LVPECL, LVDS, CML, HCSL	1	—	725	MHz
		LVCMOS	1	—	200	MHz
Duty Cycle <b>Note:</b> 50% input duty cycle.	D <sub>C</sub>	200 MHz, 20/80% T <sub>R</sub> /T <sub>F</sub> <10% of period (LVCMOS) (12 mA drive)	40	50	60	%
		20/80% T <sub>R</sub> /T <sub>F</sub> <10% of period (Differential)	48	50	52	%

**Notes:**

1. Measured from the initial transition of the corresponding input clock to the falling edge of LOS
2. Measured from the final transition of the corresponding input clock to the rising edge of LOS.
3. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.
4. Measurements were made with receiver termination. See Figure 7 on page 18.
5. Output to Output skew specified for outputs with an identical configuration.
6. Defined as skew between any output on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
7. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to V<sub>DDOX</sub> (3.3 V = 100 mV<sub>PP</sub>) and noise spur amplitude measured. See “AN491: Power Supply Rejection for Low-Jitter Clocks” for further details.

**Table 10. AC Characteristics (Continued)**

( $V_{DD} = V_{DDOX} = 1.8 \text{ V} \pm 5\%$ ,  $2.5 \text{ V} \pm 5\%$ , or  $3.3 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Minimum Input Clock Slew Rate <sup>3</sup>	SR	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	—	—	V/ns
Output Rise/Fall Time	$T_R/T_F$	LVPECL, LVDS, CML, HCSL <sup>4</sup> , Low-Power LVPECL 20/80%	—	—	350	ps
		200 MHz, 20/80%, 2 pF load (LVCMS)	—	—	750	ps
Minimum Input Pulse Width	$T_W$		500	—	—	ps
Additive Jitter (Differential Clock Input)	J	$V_{DD} = V_{DDOX} = 2.5/3.3 \text{ V}$ , LVPECL/LVDS, $F = 725 \text{ MHz}$ , 0.75 V/ns input slew rate	—	50	65	fs
Propagation Delay	$T_{PLH}, T_{PHL}$	LVPECL	500	700	900	ps
		LVDS	—	700	—	ps
Output Enable Time	$T_{EN}$	$F = 1 \text{ MHz}$	—	2500	—	ns
		$F = 100 \text{ MHz}$	—	30	—	ns
		$F = 725 \text{ MHz}$	—	5	—	ns
Output Disable Time	$T_{DIS}$	$F = 1 \text{ MHz}$	—	2000	—	ns
		$F = 100 \text{ MHz}$	—	30	—	ns
		$F = 725 \text{ MHz}$	—	5	—	ns
Output to Output Skew <sup>5</sup>	$T_{SK}$	LVCMS, drive 12 mA to 2 pF	—	60	—	ps
		LVPECL	—	30	75	ps
		LVDS	—	50	—	ps
Part to Part Skew <sup>6</sup>	$T_{PS}$	Differential	—	—	150	ps
<b>Notes:</b>						
<ol style="list-style-type: none"> <li>1. Measured from the initial transition of the corresponding input clock to the falling edge of LOS.</li> <li>2. Measured from the final transition of the corresponding input clock to the rising edge of LOS.</li> <li>3. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.</li> <li>4. Measurements were made with receiver termination. See Figure 7 on page 18.</li> <li>5. Output to Output skew specified for outputs with an identical configuration.</li> <li>6. Defined as skew between any output on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.</li> <li>7. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to <math>V_{DDOX}</math> (<math>3.3 \text{ V} = 100 \text{ mV}_{PP}</math>) and noise spur amplitude measured. See "AN491: Power Supply Rejection for Low-Jitter Clocks" for further details.</li> </ol>						

**Table 10. AC Characteristics (Continued)**(V<sub>DD</sub> = V<sub>DDOX</sub> = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T<sub>A</sub> = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Power Supply Noise Rejection <sup>7</sup>	PSRR	10 kHz sinusoidal noise	—	–65	—	dBc
		100 kHz sinusoidal noise	—	–62	—	dBc
		500 kHz sinusoidal noise	—	–60	—	dBc
		1 MHz sinusoidal noise	—	–55	—	dBc

**Notes:**

1. Measured from the initial transition of the corresponding input clock to the falling edge of LOS
2. Measured from the final transition of the corresponding input clock to the rising edge of LOS.
3. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.
4. Measurements were made with receiver termination. See Figure 7 on page 18.
5. Output to Output skew specified for outputs with an identical configuration.
6. Defined as skew between any output on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
7. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to V<sub>DDOX</sub> (3.3 V = 100 mV<sub>PP</sub>) and noise spur amplitude measured. See “AN491: Power Supply Rejection for Low-Jitter Clocks” for further details.

# Si53308

---

**Table 11. Additive Jitter, Differential Clock Input**

V <sub>DD</sub>	Input <sup>1,2</sup>				Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) <sup>3</sup>	
	Freq (MHz)	Clock Format	Amplitude V <sub>IN</sub> (Single-Ended, Peak-to-Peak)	Differential 20%-80% Slew Rate (V/ns)		Clock Format	Typ
3.3	725	Differential	0.15	0.637	LVPECL	45	65
3.3	725	Differential	0.15	0.637	LVDS	50	65
3.3	156.25	Differential	0.5	0.458	LVPECL	160	185
3.3	156.25	Differential	0.5	0.458	LVDS	150	200
2.5	725	Differential	0.15	0.637	LVPECL	45	65
2.5	725	Differential	0.15	0.637	LVDS	50	65
2.5	156.25	Differential	0.5	0.458	LVPECL	145	185
2.5	156.25	Differential	0.5	0.458	LVDS	145	195

**Notes:**


- 1. For best additive jitter results, use the fastest slew rate possible. See “AN766: Understanding and Optimizing Clock Buffer’s Additive Jitter Performance” for more information.
- 2. AC-coupled differential inputs.
- 3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1.

**Table 12. Additive Jitter, Single-Ended Clock Input**

V <sub>DD</sub>	Input <sup>1,2</sup>				Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) <sup>3</sup>	
	Freq (MHz)	Clock Format	Amplitude V <sub>IN</sub> (single-ended, peak to peak)	SE 20%-80% Slew Rate (V/ns)		Clock Format	Typ
3.3	200	Single-ended	1.70	1	LVC MOS <sup>4</sup>	120	160
3.3	156.25	Single-ended	2.18	1	LVPECL	160	185
3.3	156.25	Single-ended	2.18	1	LVDS	150	200
3.3	156.25	Single-ended	2.18	1	LVC MOS <sup>4</sup>	130	180
2.5	200	Single-ended	1.70	1	LVC MOS <sup>5</sup>	120	160
2.5	156.25	Single-ended	2.18	1	LVPECL	145	185
2.5	156.25	Single-ended	2.18	1	LVDS	145	195
2.5	156.25	Single-ended	2.18	1	LVC MOS <sup>5</sup>	140	180

**Notes:**

- 1. For best additive jitter results, use the fastest slew rate possible. See "AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance" for more information.
- 2. DC-coupled single-ended inputs.
- 3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1. LVC MOS jitter is measured single-ended.
- 4. Drive Strength: 12 mA, 3.3 V (SFOUT = 11).
- 5. Drive Strength: 9 mA, 2.5 V (SFOUT = 11).

**Figure 1. Differential Measurement Method Using a Balun**

# Si53308

**Table 13. Thermal Conditions**

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	Still air	49.6	°C/W
Thermal Resistance, Junction to Case	$\theta_{JC}$	Still air	32.3	°C/W

**Table 14. Absolute Maximum Ratings**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Storage Temperature	$T_S$		-55	—	150	°C
Supply Voltage	$V_{DD}$		-0.5	—	3.8	V
Input Voltage	$V_{IN}$		-0.5	—	$V_{DD} + 0.3$	V
Output Voltage	$V_{OUT}$		—	—	$V_{DD} + 0.3$	V
ESD Sensitivity	HBM	HBM, 100 pF, 1.5 kΩ	—	—	2000	V
ESD Sensitivity	CDM		—	—	500	V
Peak Soldering Reflow Temperature	$T_{PEAK}$	Pb-Free; Solder reflow profile per JEDEC J-STD-020	—	—	260	°C
Maximum Junction Temperature	$T_J$		—	—	125	°C
<b>Note:</b> Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.						

## 2. Functional Description

The Si53308 is a low-jitter, low-skew, dual 1:3 differential output buffer. The device has a universal input that accepts most common differential or LVCMOS input signals. Each output bank features control pins to select signal format, output enable, output divider setting and LVCMOS drive strength.

### 2.1. Universal, Any-Format Input


The Si53308 has a universal input stage that enables simple interfacing to a wide variety of clock formats, including LVPECL, low-power LVPECL, LVCMOS, LVDS, HCSL, and CML. Tables 15 and 16 summarize the various ac- and dc-coupling options supported by the device. Figures 3 and 4 show the recommended input clock termination options. For the best high-speed performance, the use of differential formats is recommended. For both single-ended and differential input clocks, the fastest possible slew rate is recommended since low slew rates can increase the noise floor and degrade jitter performance. Though not required, a minimum slew rate of 0.75 V/ns is recommended for differential formats and 1.0 V/ns for single-ended formats.

**Table 15. LVPECL, LVCMOS, and LVDS**


LVPECL		LVCMOS		LVDS	
AC-Couple	DC-Couple	AC-Couple	DC-Couple	AC-Couple	DC-Couple
1.8 V	N/A	N/A	N/A	N/A	Yes
2.5/3.3 V	Yes	Yes	No	Yes	Yes

**Table 16. HCSL and CML**


HCSL		CML	
AC-Couple	DC-Couple	AC-Couple	DC-Couple
1.8 V	N/A	N/A	Yes
2.5/3.3 V	Yes (3.3 V)	Yes (3.3 V)	No



**Figure 2. Differential HCSL, LVPECL, Low-Power LVPECL, LVDS, CML AC-Coupled Input Termination**



**Figure 3. LVCMOS DC-Coupled Input Termination**




Note: 33 Ohm series termination is optional depending on the location of the receiver.

**Figure 4. Differential DC-Coupled Input Terminations**

## 2.2. Input Bias Resistors

Internal bias resistors ensure a differential output low condition in the event that the clock inputs are not connected. The noninverting input is biased with a 18.75 k $\Omega$  pulldown to GND and a 75 k $\Omega$  pullup to V<sub>DD</sub>. The inverting input is biased with a 75 k $\Omega$  pullup to V<sub>DD</sub>.



**Figure 5. Input Bias Resistors**

## 2.3. Universal, Any-Format Output Buffer

The Si53308 has highly flexible output drivers that support a wide range of clock signal formats, including LVPECL, low power LVPECL, LVDS, CML, HCSL, and LVCMS. SFOUTX[1] and SFOUTX[0] are 3-level inputs that can be pin-strapped to select the Bank A or Bank B clock signal formats. This feature enables the device to be used for format translation in addition to clock distribution, minimizing the number of unique buffer part numbers required in a typical application and simplifying design reuse. For EMI reduction applications, four LVCMS drive strength options are available for each V<sub>DDO</sub> setting.

**Table 17. Output Signal Format Selection**

SFOUTX[1]	SFOUTX[0]	V <sub>DDOX</sub> = 3.3 V	V <sub>DDOX</sub> = 2.5 V	V <sub>DDOX</sub> = 1.8 V
Open*	Open*	LVPECL	LVPECL	N/A
0	0	LVDS	LVDS	LVDS
0	1	LVCMS, 24 mA drive	LVCMS, 18 mA drive	N/A
1	0	LVCMS, 18 mA drive	LVCMS, 12 mA drive	N/A
1	1	LVCMS, 12 mA drive	LVCMS, 9 mA drive	N/A
Open*	0	LVCMS, 6 mA drive	LVCMS, 4 mA drive	N/A
Open*	1	LVPECL low power	LVPECL low power	N/A
0	Open*	CML	CML	CML
1	Open*	HCSL	N/A	N/A

**\*Note:** SFOUTX are 3-level input pins. Tie low for "0" setting. Tie high for "1" setting. When left open, the pin floats to V<sub>DD</sub>/2.

## 2.4. Synchronous Output Enable

The Si53308 features a synchronous output enable (disable) feature. Output enable is sampled and synchronized on the falling edge of the input clock. This feature prevents runt pulses from being generated when the outputs are enabled or disabled.

When OE is low,  $\underline{Q}$  is held low and  $\overline{Q}$  is held high for differential output formats. For LVCMS output format options, both Q and  $\overline{Q}$  are held low when OE is set low. The device outputs are enabled when the output enable pin is unconnected. See Table 9, "Output Characteristics—HCSL," on page 7 for output enable and output disable times.

## 2.5. Flexible Output Divider

The Si53308 provides optional clock division in addition to clock distribution. The divider setting for each bank of output clocks is selected via 3-level control pins as shown in the table below. Leaving the DIVX pins open will force a divider value of 1 which is the default mode of operation.

**Table 18. Post Divider Selection**

DIVX	Divider Value
Open*	$\div 1$ (default)
0	$\div 2$
1	$\div 4$

**\*Note:** DIVX are 3-level input pins. Tie low for "0" setting. Tie high for "1" setting. When left open, the pin floats to VDD/2.

## 2.6. Output Enable Logic

Each 1:3 output has an independent clock input (CLK0/CLK1) and an output enable pin. Table 19 summarizes the input and output clock based upon the state of the input clock and the OE pin.

**Table 19. Input Clock and Output Enable Logic**

CLK	OE <sup>1</sup>	Q <sup>2</sup>
L	H	L
H	H	H
X	L	L <sup>3</sup>

**Notes:**

1. Output enable active high.
2. On the next negative transition of CLK0 or CLK1.
3. Single-end: Q = low,  $\overline{Q}$  = low.  
Differential: Q = low, Q = high.

## 2.7. Loss of Signal (LOS) Indicator


The LOS0 and LOS1 indicators monitor for the presence of input clocks CLK0 and CLK1, respectively. In the event that an input clock is not present, the associated LOSx pin will assume a logic high (LOSx = 1) state. When a clock is present at the associated input clock pin, the LOSx pin will assume a logic low (LOSx = 0) state.

## 2.8. Power Supply ( $V_{DD}$ and $V_{DDOX}$ )


The device includes separate core ( $V_{DD}$ ) and output driver supplies ( $V_{DDOX}$ ). This feature allows the core to operate at a lower voltage than  $V_{DDO}$ , reducing current consumption in mixed supply applications. The core  $V_{DD}$  supports 3.3 V, 2.5 V, or 1.8 V. Each output bank has its own  $V_{DDOX}$  supply, supporting 3.3 V, 2.5 V, or 1.8 V.

## 2.9. Output Clock Termination Options


The recommended output clock termination options are shown below. Unused outputs can be left floating. Do not short unused outputs to ground.




### DC Coupled LVPECL Termination Scheme 2



### AC Coupled LVPECL Termination Scheme 1




### AC Coupled LVPECL Termination Scheme 2




**Figure 6. LVPECL Output Termination**


### DC Coupled LVDS and Low-Power LVPECL Termination




### AC Coupled LVDS and Low-Power LVPECL Termination



### AC Coupled CML Termination



### DC Coupled HCSL Receiver Termination



### DC Coupled HCSL Source Termination




Figure 7. LVDS, CML, HCSL, and Low-Power LVPECL Output Termination




Figure 8. LVC MOS Output Termination

Table 20. Recommended LVC MOS  $R_s$  Series Termination

SFOUTX[1]	SFOUTX[0]	$R_s$ (ohms)	
		3.3 V	2.5 V
0	1	33	33
1	0	33	33
1	1	33	33
Open	0	0	0

## 2.10. AC Timing Waveforms




Figure 9. AC Waveforms

## 2.11. Typical Phase Noise Performance

Each of the following three figures shows three phase noise plots superimposed on the same diagram.


**Source Jitter:** Reference clock phase noise.

**Total Jitter (SE):** Combined source and clock buffer phase noise measured as a single-ended output to the phase noise analyzer and integrated from 12 kHz to 20 MHz.

**Total Jitter (Diff'l):** Combined source and clock buffer phase noise measured as a differential output to the phase noise analyzer and integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is made using a balun. See Figure 1 on page 11.


**Note:** To calculate the total RMS phase jitter when adding a buffer to your clock tree, use the root-sum-square (RSS).

The total jitter is a measure of the source plus the buffer's additive phase jitter. The additive jitter (rms) of the buffer can then be calculated (via root-sum-square addition).




Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff'l) (fs)	Additive Jitter (Diff'l) (fs)
156.25	1.0	38.2	147.8	142.8	118.3	112.0

Figure 10. Source Jitter (156.25 MHz)



Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff'l) (fs)	Additive Jitter (Diff'l) (fs)
312.5	1.0	33.1	94.4	88.4	83.8	77.0

Figure 11. Single-Ended Total Jitter (312.5 MHz)



Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff'l) (fs)	Additive Jitter (Diff'l) (fs)
625	1.0	23.4	56.5	51.5	58.5	53.6

Figure 12. Differential Total Jitter (625 MHz)

## 2.12. Input Noise Isolation





Figure 13. Input Noise Isolation

## 2.13. Power Supply Noise Rejection

The device supports on-chip supply voltage regulation to reject noise present on the power supply, simplifying low jitter operation in real-world environments. This feature enables robust operation alongside FPGAs, ASICs and SoCs and may reduce board-level filtering requirements. For more information, see “AN491: Power Supply Rejection for Low Jitter Clocks”.

### 3. Pin Description: 32-Pin QFN



**Table 21. Pin Description**

Pin	Name	Description
1	DIVA	Output divider control pin for Bank A. Three-level input control. Internally biased at VDD/2. Can be left floating or tied to ground or V <sub>DD</sub> .
2	SFOUTA[1]	Output signal format control pin for Bank A. Three-level input control. Internally biased at VDD/2. Can be left floating or tied to ground or V <sub>DD</sub> .
3	SFOUTA[0]	Output signal format control pin for Bank A. Three-level input control. Internally biased at VDD/2. Can be left floating or tied to ground or V <sub>DD</sub> .
4	Q̄0	Output clock 2 (complement).
5	Q0	Output clock 2.
6	GND	Ground.
7	V <sub>DD</sub>	Core voltage supply. Bypass with 1.0 $\mu$ F capacitor and place close to the V <sub>DD</sub> pin as possible.
8	NC	No connect.

**Table 21. Pin Description (Continued)**

<b>Pin</b>	<b>Name</b>	<b>Description</b>
9	LOS0	The LOS0 status pin indicates whether a clock is present ( $\text{LOS0} = 0$ ) or not present ( $\text{LOS0} = 1$ ) at the CLK0 pin.
10	CLK0	Input clock 0.
11	$\overline{\text{CLK0}}$	Input clock 0 (complement). When CLK0 is driven by a single-end input, connect $\overline{\text{CLK0}}$ to VDD/2.
12	OEA	Output enable—Bank A. When OE = high, the Bank A outputs are enabled. When OE = low, Q is held low and /Q is held high for differential formats. For LVCMOS, both Q and /Q are held low when OE is set low. OEA contains an internal pull-up resistor.
13	OEB	Output enable—Bank B. When OE = high, the Bank B outputs are enabled. When OE = low, Q is held low and /Q is held high for differential formats. For LVCMOS, both Q and /Q are held low when OE is set low. OEB contains an internal pull-up resistor.
14	CLK1	Input clock 1.
15	$\overline{\text{CLK1}}$	Input clock 1 (complement). When CLK1 is driven by a single-end input, connect $\overline{\text{CLK1}}$ to VDD/2.
16	LOS1	The LOS1 status pin indicates whether a clock is present ( $\text{LOS1} = 0$ ) or not present ( $\text{LOS1} = 1$ ) at the CLK1 pin.
17	$V_{\text{REF}}$	Input reference voltage.
18	$V_{\text{DDO}A}$	Output Clock Voltage Supply—Bank A (Outputs: Q0 to Q2). Bypass with 1.0 $\mu\text{F}$ capacitor and place close to the $V_{\text{DDO}A}$ pin as possible.
19	$V_{\text{DDO}B}$	Output Clock Voltage Supply—Bank B (Outputs: Q3 to Q5). Bypass with 1.0 $\mu\text{F}$ capacitor and place close to the $V_{\text{DDO}B}$ pin as possible.
20	$\overline{Q5}$	Output clock 5 (complement).
21	Q5	Output clock 5.
22	SFOUTB[0]	Output signal format control pin for Bank B. Three-level input control. Internally biased at VDD/2. Can be left floating or tied to ground or $V_{\text{DD}}$ .
23	SFOUTB[1]	Output signal format control pin for Bank B. Three-level input control. Internally biased at VDD/2. Can be left floating or tied to ground or $V_{\text{DD}}$ .

**Table 21. Pin Description (Continued)**

<b>Pin</b>	<b>Name</b>	<b>Description</b>
24	DIVB	Output divider control pin for Bank B. Three-level input control. Internally biased at VDD/2. Can be left floating or tied to ground or V <sub>DD</sub> .
25	$\overline{Q4}$	Output clock 4 (complement).
26	Q4	Output clock 4.
27	$\overline{Q3}$	Output clock 3 (complement).
28	Q3	Output clock 3.
29	$\overline{Q2}$	Output clock 2 (complement).
30	Q2	Output clock 2.
31	$\overline{Q1}$	Output clock 1 (complement).
32	Q1	Output clock 1.
GND Pad	GND	Ground Pad. Power supply ground and thermal relief.

## 4. Ordering Guide

Part Number	Package	PB-Free, ROHS-6	Temperature
Si53308-B-GM	32-QFN	Yes	-40 to 85 °C
Si53301/4-EVB	NA	Yes	-40 to 85 °C

## 5. Package Outline

### 5.1. 5x5 mm 32-QFN Package Diagram




Figure 14. Si53308 5x5 mm 32-QFN Package Diagram

Table 22. Package Dimensions

Dimension	Min	Nom	Max
A	0.80	0.85	1.00
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
c	0.20	0.25	0.30
D	5.00 BSC		
D2	2.00	2.15	2.30
e	0.50 BSC		
E	5.00 BSC		
E2	2.00	2.15	2.30
L	0.30	0.40	0.50
aaa	0.10		
bbb	0.10		
ccc	0.08		
ddd	0.10		

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-220.

## 6. PCB Land Pattern

### 6.1. 5x5 mm 32-QFN Package Land Pattern




Figure 15. Si53308 5x5 mm 32-QFN Package Land Pattern

Table 23. PCB Land Pattern

Dimension	Min	Max
C1	4.52	4.62
C2	4.52	4.62
E	0.50 BSC	
X1	0.20	0.30

Dimension	Min	Max
X2	2.20	2.30
Y1	0.59	0.69
Y2	2.20	2.30

#### Notes:

##### General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.

##### Solder Mask Design

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

##### Stencil Design


4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A 2x2 array of 0.75 mm square openings on 1.15 mm pitch should be used for the center ground pad.

##### Card Assembly

8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 7. Top Marking

### 7.1. Si53308 Top Marking



### 7.2. Top Marking Explanation

<b>Mark Method:</b>	Laser	
<b>Font Size:</b>	2.0 Point (28 mils) Center-Justified	
<b>Line 1 Marking:</b>	Device Part Number	<b>53308</b>
<b>Line 2 Marking:</b>	Device Revision/Type	<b>B-GM</b>
<b>Line 3 Marking:</b>	TTTTT = Mfg Code	Manufacturing Code.
<b>Line 4 Marking</b>	Circle = 0.5 mm Diameter Lower-Left Justified	Pin 1 Identifier
	YY = Year WW = Work Week	Corresponds to the year and work week of the mold date.

## CONTACT INFORMATION

### Silicon Laboratories Inc.

400 West Cesar Chavez

Austin, TX 78701

Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669

Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:

<https://www.silabs.com/support/pages/contacttechnicalsupport.aspx>

and register to submit a technical support request.

### Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.