

# Integrated Analog Front-End for Heart Rate Monitors and Low-Cost Pulse Oximeters

Check for Samples: AFE4400

### **FEATURES**

- Fully-Integrated Analog Front-End for Pulse Oximeter Applications:
  - Flexible Pulse Sequencing and Timing Control
- Transmit:
  - Integrated LED Driver (H-Bridge or Push/Pull)
  - 95-dB Dynamic Range
  - LED Current:
    - Programmable to 50 mA with 8-Bit Current Resolution
  - Low Power:
    - 100 μA + Average LED Current
  - Programmable LED On-Time
  - Independent LED2 and LED1 Current Reference
- Receive Channel with High Dynamic Range:
  - 13 Noise-Free Bits
  - Low Power: < 670 μA at 3.3-V Supply</li>
  - Flexible Receive Sample Time
  - Flexible Transimpedance Amplifier with Programmable LED Settings
  - Integrated Digital Ambient Estimation and Subtraction
- Integrated Fault Diagnostics:
  - Photodiode and LED Open and Short Detection
  - Cable On/Off Detection
- Supplies:
  - Rx = 2.0 V to 3.6 V
  - Tx = 3.0 V to 5.25 V
- Package: Compact QFN-40 (6 mm × 6 mm)
- Specified Temperature Range: 0°C to +70°C


#### **APPLICATIONS**

- Low-Cost Medical Pulse Oximeter Applications
- Optical HRM
- Industrial Photometry Applications

## DESCRIPTION

The AFE4400 is a fully-integrated analog front-end (AFE) that is ideally suited for pulse oximeter applications. The device consists of a low-noise receiver channel with an integrated analog-to-digital converter (ADC), an LED transmit section, and diagnostics for sensor and LED fault detection. The AFE4400 is a very configurable timing controller. This flexibility enables the user to have complete control of the device timing characteristics. To ease clocking requirements and provide a low-jitter clock to the AFE4400, an oscillator is also integrated that functions from an external crystal. The device communicates to an external microcontroller or host processor using an SPI™ interface.

The AFE4400 is a complete AFE solution packaged in a single, compact QFN-40 package (6 mm  $\times$  6 mm) and is specified over the operating temperature range of 0°C to +70°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **FAMILY AND ORDERING INFORMATION**

| PRODUCT | PACKAGE-LEAD | LED DRIVE<br>CONFIGURATION | LED DRIVE<br>CURRENT<br>(mA, max) | Tx POWER SUPPLY (V) | OPERATING<br>TEMPERATURE<br>RANGE |
|---------|--------------|----------------------------|-----------------------------------|---------------------|-----------------------------------|
| AFE4400 | QFN-40       | Bridge, push-pull          | 50                                | 3 to 5.25           | 0°C to +70°C                      |
| AFE4490 | QFN-40       | Bridge, push-pull          | 50, 75, 100,<br>150, and 200      | 3 to 5.25           | -40°C to +85°C                    |

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range, unless otherwise noted.

|                             |   | VALUE                    | UNIT |
|-----------------------------|---|--------------------------|------|
| AVDD to AVSS                |   | -0.3 to +7               | V    |
| DVDD to DGND                |   | -0.3 to +7               | V    |
| AGND to DGND                |   | -0.3 to +0.3             | V    |
| Analog input to AVSS        |   | AVSS - 0.3 to AVDD + 0.3 | V    |
| Digital input to DVDD       |   | DVSS - 0.3 to DVDD + 0.3 | V    |
| Input current to any pin ex | cept supply pins <sup>(2)</sup>   | ±7                       | mA   |
| Innut ourrent               | Momentary   | ±50                      | mA   |
| Input current               | Continuous  | ±7                       | mA   |
| Operating temperature ran   | ge  | 0 to +70                 | °C   |
| Storage temperature range   | e, T <sub>stg</sub>   | -60 to +150              | °C   |
| Maximum junction tempera    | ature, T <sub>J</sub>   | +125                     | °C   |
| Electrostatic discharge     | Human body model (HBM) JEDEC standard 22, test method A114-C.01, all pins | ±4000                    | V    |
| (ESD) ratings               | Charged device model (CDM) JEDEC standard 22, test method C101, all pins  | ±1500                    | V    |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### THERMAL INFORMATION

|                  |  | AFE4400   |       |
|------------------|--|-----------|-------|
|                  | THERMAL METRIC <sup>(1)</sup>                | RHA (QFN) | UNITS |
|                  |  | 40 PINS   |       |
| $\theta_{JA}$    | Junction-to-ambient thermal resistance       | 35        |       |
| $\theta_{JCtop}$ | Junction-to-case (top) thermal resistance    | 31        |       |
| $\theta_{JB}$    | Junction-to-board thermal resistance         | 26        | °C/W  |
| ΨЈТ              | Junction-to-top characterization parameter   | 0.1       | C/VV  |
| ΨЈВ              | Junction-to-board characterization parameter | n/a       |       |
| $\theta_{JCbot}$ | Junction-to-case (bottom) thermal resistance | n/a       |       |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Input terminals are diode-clamped to the power-supply rails. Input signals that can swing beyond the supply rails must be current-limited to 10 mA or less.

## RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range, unless otherwise noted.

|             | PARAMETER                   |  | VALUE   | UNIT |
|-------------|-----------------------------|--|---|------|
| SUPPLIES    |                             |  |   |      |
| RX_ANA_SUP  | AFE analog supply           |  | 2.0 to 3.6  | V    |
| RX_DIG_SUP  | AFE digital supply          |  | 2.0 to 3.6  | V    |
| TX_CTRL_SUP | Transmit controller supply  |  | 3.0 to 5.25   | V    |
| LED_DRV_SUP | Transmit LED driver supply  | H-bridge or common anode configuration | [3.0 or (1.0 + V <sub>LED</sub> + V <sub>CABLE</sub> ) <sup>(1)</sup> (2),<br>whichever is greater] to 5.25 | V    |
|             | Difference between LED_DRV_ | SUP and TX_CTRL_SUP                    | -0.3 to +0.3  | V    |
| TEMPERATURE |                             |  |   | •    |
|             | Specified temperature range |  | 0 to +70  | °C   |
|             | Storage temperature range   |  | -60 to +150   | °C   |

 <sup>(1)</sup> V<sub>LED</sub> refers to the maximum voltage drop across the external LED (at maximum LED current) connected between the TXP and TXN pins (in H-bridge mode) and from the TXP and TXN pins to LED\_DRV\_SUP (in the common anode configuration).
 (2) V<sub>CABLE</sub> refers to voltage drop across any cable, connector, or any other component in series with the LED.



## **ELECTRICAL CHARACTERISTICS**

Minimum and maximum specifications are at  $T_A = -20^{\circ}\text{C}$  to +85°C. Typical specifications are at +25°C. All specifications are at RX\_ANA\_SUP = RX\_DIG\_SUP = 3 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, stage 2 amplifier disabled, and  $f_{CLK} = 8$  MHz, unless otherwise noted.

|  | PARAMETER                                       | TEST CONDITIONS   | MIN TYP MAX   | UNIT              |
|--|---|---|---|-------------------|
| PERFORM  | IANCE (Full-Signal Chain)                       |   |   |                   |
|  |   | $R_F = 10 \text{ k}\Omega$  | 50  | μA                |
|  |   | $R_F = 25 \text{ k}\Omega$  | 20  | μA                |
|  |   | $R_F = 50 \text{ k}\Omega$  | 10  | μA                |
| I <sub>IN_FS</sub>   | Full-scale input current                        | $R_F = 100 \text{ k}\Omega$   | 5   | μA                |
|  |   | $R_F = 250 \text{ k}\Omega$   | 2   | μA                |
|  |   | $R_F = 500 \text{ k}\Omega$   | 1   | μA                |
|  |   | $R_F = 1 M\Omega$   | 0.5   | μA                |
| PRF  | Pulse repetition frequency                      |   | 62.5 5000   | SPS               |
| DC <sub>PRF</sub>  | PRF duty cycle                                  |   | 25%   |                   |
|  |   | $f_{CM}$ = 50 Hz and 60 Hz, LED1 and LED2 with R <sub>SERIES</sub> = 500 kΩ, R <sub>F</sub> = 500 kΩ              | 75  | dB                |
| CMRR   | Common-mode rejection ratio                     | $f_{CM}$ = 50 Hz and 60 Hz, LED1-AMB and LED2-AMB with $R_{SERIES}$ = 500 $k\Omega,$ $R_F$ = 500 $k\Omega$        | 95  | dB                |
| DODD   | D 1 1 1 1 1 1                                   | f <sub>PS</sub> = 50 Hz, 60 Hz at PRF = 200 Hz  | 100   | dB                |
| PSRR   | Power-supply rejection ratio                    | f <sub>PS</sub> = 50 Hz, 60 Hz at PRF = 600 Hz  | 106   | dB                |
| PSRR <sub>LED</sub>  | PSRR, transmit LED driver                       | With respect to ripple on LED_DRV_SUP   | 75  | dB                |
| PSRR <sub>Tx</sub>   | PSRR, transmit control                          | With respect to ripple on TX_CTRL_SUP   | 60  | dB                |
| PSRR <sub>Rx</sub> PSRR, receiver  Total integrated noise current, input-refer (receiver with transmitter loop back, 0.1-Hz to 5-Hz bandwidth) | PSRR, receiver                                  | With respect to ripple on RX_ANA_SUP and RX_DIG_SUP   | 60  | dB                |
|  | Total integrated noise current, input-referred  | $R_F = 100 \text{ k}\Omega$ , PRF = 600 Hz, duty cycle = 5%   | 36  | pA <sub>RMS</sub> |
|  |   | $R_F = 500 \text{ k}\Omega$ , PRF = 600 Hz, duty cycle = 5%   | 13  | pA <sub>RMS</sub> |
| N <sub>FB</sub>  | Noise-free bits (receiver with transmitter loop | $R_F = 100 \text{ k}\Omega$ , PRF = 600 Hz, duty cycle = 5%   | 14.3  | Bits              |
| · •FB  | back, 0.1-Hz to 5-Hz bandwidth)                 | $R_F = 500 \text{ k}\Omega$ , PRF = 600 Hz, duty cycle = 5%   | 13.5  | Bits              |
| RECEIVER   | R FUNCTIONAL BLOCK LEVEL SPECIFICATION          | l   |   |                   |
|  | Total integrated noise current, input referred  | $R_F = 500 \text{ k}\Omega$ , ambient cancellation enabled, stage 2 gain = 4, PRF = 1200 Hz, LED duty cycle = 25% | 1.4   | pA <sub>RMS</sub> |
|  | (receiver alone) over 0.1-Hz to 5-Hz bandwidth  | $R_F = 500 \text{ k}\Omega$ , ambient cancellation enabled, stage 2 gain = 4, PRF = 1200 Hz, LED duty cycle = 5%  | 5   | pA <sub>RMS</sub> |
| I-V TRANS  | SIMPEDANCE AMPLIFIER                            |   |   |                   |
| G  | Gain  | $R_F = 10 \text{ k}\Omega \text{ to 1 M}\Omega$   | See the <i>Receiver Channel</i> section for details | V/µA              |
|  | Gain accuracy                                   |   | ±7%   |                   |
|  | Feedback resistance                             | R <sub>F</sub>  | 10k, 25k, 50k, 100k, 250k,<br>500k, and 1M          | Ω                 |
|  | Feedback resistor tolerance                     | R <sub>F</sub>  | ±20%  |                   |
|  | Feedback capacitance                            | C <sub>F</sub>  | 5, 10, 25, 50, 100, and 250                         | pF                |
|  | Feedback capacitor tolerance                    | C <sub>F</sub>  | ±20%  |                   |
|  | Full-scale differential output voltage          |   | 1   | V                 |
|  | Common-mode voltage on input pins               | Set internally  | 0.9   | V                 |
|  | External differential input capacitance         | Includes equivalent capacitance of photodiode, cables, EMI filter, and so forth                                   | 10 1000   | pF                |
|  | Shield output voltage, V <sub>CM</sub>          | With a 1-kΩ series resistor and a 10-nF decoupling capacitor to ground  | 0.9   | V                 |



Minimum and maximum specifications are at  $T_A = -20^{\circ}\text{C}$  to +85°C. Typical specifications are at +25°C. All specifications are at RX\_ANA\_SUP = RX\_DIG\_SUP = 3 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, stage 2 amplifier disabled, and  $f_{CLK} = 8$  MHz, unless otherwise noted.

|                     | PARAMETER   | TEST CONDITIONS  | MIN                         | TYP  | MAX      | UNIT             |
|---------------------|---|--|-----------------------------|--|----------|------------------|
| AMBIENT             | CANCELLATION STAGE  |  |                             |  |          |                  |
|                     | Gain  |  | 0, 3.5,                     | 6, 9.5, and 1                                  | 2        | dB               |
|                     | Current DAC range   |  | 0                           |  | 10       | μΑ               |
|                     | Current DAC step size   |  |                             | 1  |          | μΑ               |
| LOW-PAS             | SS FILTER   |  |                             |  |          |                  |
|                     | Low-pass corner frequency   | 3-dB attenuation   |                             | 500  |          | Hz               |
|                     | Pass-band attenuation, 2 Hz to 10 Hz  | Duty cycle = 25%   |                             | 0.004  |          | dB               |
|                     | Fass-band attenuation, 2 Hz to 10 Hz  | Duty cycle = 10%   |                             | 0.041  |          | dB               |
|                     | Filter settling time  | After diagnostics mode   |                             | 28   |          | ms               |
| ANALOG              | -TO-DIGITAL CONVERTER   |  |                             |  |          |                  |
|                     | Resolution  |  |                             |  | 22       | Bits             |
|                     | Sample rate   | See the ADC Operation and Averaging Module section   |                             | 4 × PRF  |          | SPS              |
|                     | ADC full-scale voltage  |  |                             | ±1.2   |          | V                |
|                     | ADC conversion time   | See the ADC Operation and Averaging Module section   | 50                          |  | PRF / 4  | μs               |
|                     | ADC reset time  |  | 2                           |  |          | t <sub>CLK</sub> |
| TRANSM              | ITTER   |  |                             |  |          |                  |
|                     | Output current range  |  | (see the LEDC               | able, 0 to 50<br>CNTRL: LED<br>er for details) | Control  | mA               |
|                     | LED current DAC error   |  |                             | ±10%   |          |                  |
|                     | Output current resolution   |  |                             | 8  |          | Bits             |
|                     |   | At 5-mA output current   | 95                          |  |          | dB               |
|                     | Transmitter noise dynamic range, over 0.1-Hz to 5-Hz bandwidth                      | At 25-mA output current  |                             | 95   |          | dB               |
|                     | ovor c. i i iz to o i iz banawan  | At 50-mA output current  |                             | 95   |          | dB               |
|                     | Voltage on TXP (or TXN) pin when low-side switch connected to TXP (or TXN) turns on | At 50-mA output current  | 1.0 + (voltag<br>cable, and | e drop acros<br>so forth) to                   |          | V                |
|                     | Minimum sample time of LED1 and LED2 pulses   |  |                             | 50   |          | μs               |
|                     | LED surrent DAG leeks are surrent   | LED_ON = 0   |                             | 1  |          | μΑ               |
|                     | LED current DAC leakage current   | LED_ON = 1   |                             | 50   |          | μΑ               |
|                     | LED current DAC linearity   | Percent of full-scale current  |                             | 0.5%   |          |                  |
|                     | Output current settling time  | From zero current to 50 mA   |                             | 7  |          | μs               |
|                     | (with resistive load)   | From 50 mA to zero current   |                             | 7  |          | μs               |
| DIAGNOS             | STICS   |  |                             |  | <u>.</u> |                  |
|                     | Duration of diagnostics state machine   | Start of diagnostics after the DIAG_EN register bit is set. End of diagnostic is indicated by DIAG_END going high. |                             | 16   |          | ms               |
|                     | Open fault resistance   |  |                             | > 100  |          | kΩ               |
|                     | Short fault resistance  |  |                             | < 10   |          | kΩ               |
| INTERNA             | L OSCILLATOR  |  |                             |  |          |                  |
| f <sub>CLKOUT</sub> | CLKOUT frequency  | With an 8-MHz crystal connected to the XIN, XOUT pins  |                             | 4  |          | MHz              |
|                     | CLKOUT duty cycle   |  |                             | 50%  |          |                  |
|                     | Crystal oscillator start-up time  | With an 8-MHz crystal connected to the XIN, XOUT pins  |                             | 200  |          | μs               |



Minimum and maximum specifications are at  $T_A = -20^{\circ}\text{C}$  to +85°C. Typical specifications are at +25°C. All specifications are at RX\_ANA\_SUP = RX\_DIG\_SUP = 3 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, stage 2 amplifier disabled, and  $f_{CLK} = 8$  MHz, unless otherwise noted.

|                      | PARAMETER  | TEST CONDITIONS   | MIN      | TYP                  | MAX           | UNIT            |
|----------------------|--|---|----------|----------------------|---------------|-----------------|
| EXTERNAL             | CLOCK  |   |          |                      |               |                 |
|                      | Maximum allowable external clock jitter                  | For SPO2 applications   |          | 50                   |               | ps              |
|                      | Maximum allowable external clock jitter                  | For optical heart rate only                                       |          |                      | 1000          | ps              |
|                      | External clock input frequency                           | ±10%  |          | 8                    |               | MHz             |
|                      | External clock input voltage                             | Voltage input high (V <sub>IH</sub> )                             | 0.75 × R | C_DIG_SUP            |               | V               |
|                      | External clock input voltage                             | Voltage input low (V <sub>IL</sub> )                              | 0.25 × R | C_DIG_SUP            |               | V               |
| TIMING               |  |   |          |                      |               |                 |
|                      | Wake-up time from complete power-down                    |   |          | 1000                 |               | ms              |
|                      | Wake-up time from Rx power-down                          |   |          | 100                  |               | μs              |
|                      | Wake-up time from Tx power-down                          |   |          | 1000                 |               | ms              |
| t <sub>RESET</sub>   | Active low RESET pulse duration                          |   |          | 1                    |               | ms              |
| t <sub>DIAGEND</sub> | DIAG_END pulse duration at the completion of diagnostics |   |          | 4                    |               | CLKOUT cycles   |
| t <sub>ADCRDY</sub>  | ADC_RDY pulse duration                                   |   |          | 1                    |               | CLKOUT<br>cycle |
| DIGITAL SI           | IGNAL CHARACTERISTICS                                    |   |          |                      |               |                 |
| V <sub>IH</sub>      | Logic high input voltage                                 | AFE_PDN, SCLK, SPISIMO, SPISTE, RESET                             | 0.8 DVDD | > 1.3                | DVDD +<br>0.1 | V               |
| V <sub>IL</sub>      | Logic low input voltage                                  | AFE_PDN, SCLK, SPISIMO, SPISTE, RESET                             | -0.1     | < 0.4                | 0.2 DVDD      | V               |
| I <sub>IN</sub>      | Logic input current                                      | 0 V < V <sub>DigitalInput</sub> < DVDD                            | -10      |                      | 10            | μA              |
| V <sub>OH</sub>      | Logic high output voltage                                | DIAG_END, LED_ALM, PD_ALM, SPISOMI, ADC_RDY, CLKOUT               | 0.9 DVDD | > (RX_DIG_<br>0.2 V) | SUP -         | V               |
| V <sub>OL</sub>      | Logic low output voltage                                 | DIAG_END, LED_ALM, PD_ALM, SPISOMI, ADC_RDY, CLKOUT               |          | < 0.4                | 0.1 DVDD      | V               |
| SUPPLY C             | URRENT   |   |          |                      |               |                 |
|                      |  | RX_ANA_SUP = 3.0 V, with 8-MHz clock running, Rx stage 2 disabled |          | 0.6                  |               | mA              |
|                      | Receiver analog supply current                           | RX_ANA_SUP = 3.0 V, with 8-MHz clock running, Rx stage 2 enabled  |          | 0.7                  |               | mA              |
|                      | Receiver digital supply current                          | RX_DIG_SUP = 3.0 V  |          | 0.27                 |               | mA              |
| LED_DRV<br>_SUP      | LED driver supply current                                | With zero LED current setting                                     |          | 55                   |               | μΑ              |
| TX_CTRL<br>_SUP      | Transmitter control supply current                       |   |          | 15                   |               | μΑ              |
|                      |  | Receiver current only (RX_ANA_SUP)                                |          | 3                    |               | μΑ              |
|                      |  | Receiver current only (RX_DIG_SUP)                                |          | 3                    |               | μΑ              |
|                      | Complete power-down (using AFE_PDN pin)                  | Transmitter current only (LED_DRV_SUP)                            |          | 1                    |               | μΑ              |
|                      |  | Transmitter current only (TX_CTRL_SUP)                            |          | 1                    |               | μΑ              |
|                      |  | Receiver current only (RX_ANA_SUP)                                |          | 220                  |               | μΑ              |
|                      | Power-down Rx alone                                      | Receiver current only (RX_DIG_SUP)                                |          | 220                  |               | μΑ              |
|                      | Device device To close                                   | Transmitter current only (LED_DRV_SUP)                            |          | 2                    |               | μΑ              |
|                      | Power-down Tx alone                                      | Transmitter current only (TX_CTRL_SUP)                            |          | 2                    |               | μΑ              |

## **ELECTRICAL CHARACTERISTICS (continued)**


Minimum and maximum specifications are at  $T_A = -20^{\circ}\text{C}$  to +85°C. Typical specifications are at +25°C. All specifications are at RX\_ANA\_SUP = RX\_DIG\_SUP = 3 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, stage 2 amplifier disabled, and  $f_{CLK} = 8$  MHz, unless otherwise noted.

| PARAMETER                                    |             | TEST CONDITIONS  | MIN TYP MAX | UNIT |
|--|-------------|--|-------------|------|
| WER DISSIPATION                              |             |  |             |      |
| 0  | !           | Normal operation (excluding LEDs)                        | 2.84        | mW   |
| Quiescent power dissipation                  |             | Power-down   | 0.1         | mW   |
|  | LED_DRV_SUP | LED_DRV_SUP current value. Does not include LED current. | 1           | μA   |
| Power-down with the                          | TX_CTRL_SUP |  | 1           | μΑ   |
| AFE_PDN pin                                  | RX_ANA_SUP  |  | 5           | μΑ   |
|  | RX_DIG_SUP  |  | 0.1         | μΑ   |
|  | LED_DRV_SUP | LED_DRV_SUP current value. Does not include LED current. | 1           | μA   |
| Power-down with the                          | TX_CTRL_SUP |  | 1           | μΑ   |
| PDNAFE register bit                          | RX_ANA_SUP  |  | 15          | μΑ   |
|  | RX_DIG_SUP  |  | 20          | μΑ   |
|  | LED_DRV_SUP | LED_DRV_SUP current value. Does not include LED current. | 50          | μA   |
| Power-down Rx                                | TX_CTRL_SUP |  | 15          | μΑ   |
| Town down tox                                | RX_ANA_SUP  |  | 220         | μΑ   |
|  | RX_DIG_SUP  |  | 220         | μΑ   |
|  | LED_DRV_SUP | LED_DRV_SUP current value. Does not include LED current. | 2           | μA   |
| Power-down Tx                                | TX_CTRL_SUP |  | 2           | μΑ   |
|  | RX_ANA_SUP  |  | 600         | μΑ   |
|  | RX_DIG_SUP  |  | 230         | μΑ   |
|  | LED_DRV_SUP | LED_DRV_SUP current value. Does not include LED current. | 55          | μA   |
| After reset, with 8-MHz                      | TX_CTRL_SUP |  | 15          | μA   |
| clock running                                | RX_ANA_SUP  |  | 600         | μΑ   |
|  | RX_DIG_SUP  |  | 230         | μΑ   |
| With stone 2 mode                            | LED_DRV_SUP | LED_DRV_SUP current value. Does not include LED current. | 55          | μA   |
| With stage 2 mode<br>enabled and 8-MHz clock | TX_CTRL_SUP |  | 15          | μΑ   |
| running                                      | RX_ANA_SUP  |  | 700         | μΑ   |
|  | RX_DIG_SUP  |  | 270         | μA   |



## PARAMETRIC MEASUREMENT INFORMATION

## **SERIAL INTERFACE TIMING**



- (1) The SPI\_READ register bit must be enabled before attempting a register read.
- (2) Specify the register address whose contents must be read back on A[7:0].
- (3) The AFE outputs the contents of the specified register on the SOMI pin.

Figure 1. Serial Interface Timing Diagram, Read Operation (1)(2)(3)



# PARAMETRIC MEASUREMENT INFORMATION (continued)





Figure 2. Serial Interface Timing Diagram, Write Operation

Table 1. Timing Requirements for Figure 1 and Figure 2

|                        | PARAMETER   | MIN  | TYP | MAX | UNIT              |
|------------------------|---|------|-----|-----|-------------------|
| t <sub>CLK</sub>       | Clock frequency on XIN pin                        |      | 8   |     | MHz               |
| t <sub>SCLK</sub>      | Serial shift clock period                         | 62.5 |     |     | ns                |
| t <sub>STECLK</sub>    | STE low to SCLK rising edge, setup time           | 10   |     |     | ns                |
| t <sub>CLKSTEH,L</sub> | SCLK transition to SPI STE high or low            | 10   |     |     | ns                |
| t <sub>SIMOSU</sub>    | SIMO data to SCLK rising edge, setup time         | 10   |     |     | ns                |
| t <sub>SIMOHD</sub>    | Valid SIMO data after SCLK rising edge, hold time | 10   |     |     | ns                |
| t <sub>SOMIPD</sub>    | SCLK falling edge to valid SOMI, setup time       | 17   |     |     | ns                |
| t <sub>SOMIHD</sub>    | SCLK rising edge to invalid data, hold time       | 0.5  |     |     | t <sub>SCLK</sub> |



## **PIN CONFIGURATION**



(1) DNC = Do not connect.

## **PIN DESCRIPTIONS**

| NAME               | NO.              | FUNCTION  | DESCRIPTION   |
|--------------------|------------------|-----------|---|
| ADC_RDY            | 28               | Digital   | Output signal that indicates ADC conversion completion. Can be connected to the interrupt input pin of an external microcontroller.   |
| AFE_PDN            | 20               | Digital   | AFE-only power-down input; active low. Can be connected to the port pin of an external microcontroller.   |
| BG                 | 7                | Reference | Decoupling capacitor for internal band-gap voltage to ground.  (2.2-µF decoupling capacitor to ground)  |
| CLKOUT             | 30               | Digital   | Buffered 4-MHz output clock output. Can be connected to the clock input pin of an external microcontroller.   |
| DIAG_END           | 21               | Digital   | Output signal that indicates completion of diagnostics. Can be connected to the port pin of an external microcontroller.  |
| DNC <sup>(1)</sup> | 5, 6, 10, 34, 35 | _         | Do not connect these pins. Leave as open circuit.   |
| INN                | 1                | Analog    | Receiver input pin. Connect to photodiode anode.  |
| INP                | 2                | Analog    | Receiver input pin. Connect to photodiode cathode.  |
| LED_DRV_GND        | 12, 13, 16       | Supply    | LED driver ground pin, H-bridge. Connect to common board ground.  |
| LED_DRV_SUP        | 17, 18           | Supply    | LED driver supply pin, H-bridge. Connect to an external power supply capable of supplying the large LED current, which is drawn by this supply pin.   |
| LED_ALM            | 22               | Digital   | Output signal that indicates an LED cable fault. Can be connected to the port pin of an external microcontroller.   |
| PD_ALM             | 23               | Digital   | Output signal that indicates a PD sensor or cable fault. Can be connected to the port pin of an external microcontroller.   |
| RESET              | 29               | Digital   | AFE-only reset input, active low. Can be connected to the port pin of an external microcontroller   |
| RX_ANA_GND         | 3, 36, 40        | Supply    | Rx analog ground pin. Connect to common board ground.   |
| RX_ANA_SUP         | 33, 39           | Supply    | Rx analog supply pin; 0.1-µF decoupling capacitor to ground   |
| RX_DIG_GND         | 19, 32           | Supply    | Rx digital ground pin. Connect to common board ground.  |
| RX_DIG_SUP         | 31               | Supply    | Rx digital supply pin; 0.1-µF decoupling capacitor to ground  |
| SCLK               | 24               | SPI       | SPI clock pin   |
| SPISIMO            | 26               | SPI       | SPI serial in master out  |
| SPISOMI            | 25               | SPI       | SPI serial out master in  |
| SPISTE             | 27               | SPI       | SPI serial interface enable   |
| TX_CTRL_SUP        | 11               | Supply    | Transmit control supply pin (0.1-μF decoupling capacitor to ground)   |
| TX_REF             | 9                | Reference | Transmitter reference voltage, 0.75 V default after reset. Connect a 2.2-µF decoupling capacitor to ground.   |
| TXN                | 14               | Analog    | LED driver out B, H-bridge output. Connect to LED.  |
| TXP                | 15               | Analog    | LED driver out B, H-bridge output. Connect to LED.  |
| VCM                | 4                | Reference | Input common-mode voltage output. Connect a series resistor (1 k $\Omega$ ) and a decoupling capacitor (10 nF) to ground. The voltage across the capacitor can be used to shield (guard) the INP, INM traces. |
| VSS                | 8                | Supply    | Substrate ground. Connect to common board ground.   |
| XOUT               | 37               | Digital   | Crystal oscillator pins. Connect an external 8-MHz crystal between these pins with the correct load capacitor (as specified by vendor) to ground.   |
| XIN                | 38               | Digital   | Crystal oscillator pins. Connect an external 8-MHz crystal between these pins with the correct load capacitor (as specified by vendor) to ground.   |

<sup>(1)</sup> Leave pins as open circuit. Do not connect.



### TYPICAL CHARACTERISTICS

At  $T_A$  = +25°C, RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK}$  = 8 MHz, unless otherwise noted.




Figure 3. TOTAL Rx CURRENT vs Rx SUPPLY VOLTAGE




Figure 4. TX\_CTRL\_SUP CURRENT vs TX\_CTRL\_SUP VOLTAGE




Figure 5. LED\_DRV\_SUP CURRENT vs LED\_DRV\_SUP VOLTAGE




Figure 6. INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (PRF = 100 Hz)




Figure 7. INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (PRF = 300 Hz)




Figure 8. INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (PRF = 600 Hz)



At  $T_A$  = +25°C, RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK}$  = 8 MHz, unless otherwise noted.




Figure 9. INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (PRF = 1200 Hz)




Figure 10. INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (PRF = 2500 Hz)




Figure 11. INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (PRF = 5000 Hz)




Figure 12. NOISE-FREE BITS vs PLETH CURRENT (PRF = 100 Hz)




Figure 13. NOISE-FREE BITS vs PLETH CURRENT (PRF = 300 Hz)




Figure 14. NOISE-FREE BITS vs PLETH CURRENT (PRF = 600 Hz)



At  $T_A$  = +25°C, RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK}$  = 8 MHz, unless otherwise noted.




Figure 15. NOISE-FREE BITS vs PLETH CURRENT (PRF = 1200 Hz)




Figure 16. NOISE-FREE BITS vs PLETH CURRENT (PRF = 2500 Hz)




Figure 17. NOISE-FREE BITS vs PLETH CURRENT (PRF = 5000 Hz)




Figure 18. TRANSMITTER DYNAMIC RANGE (5-Hz BW)




Figure 19. TRANSMITTER DAC CURRENT STEP ERROR (50 mA, Max)




Figure 20. TRANSMITTER CURRENT LINEARITY (50-mA Range)



At  $T_A$  = +25°C, RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK}$  = 8 MHz, unless otherwise noted.




Figure 21. LED CURRENT WITH Tx DAC SETTING = 10 (2 mA)




Figure 23. LED CURRENT WITH Tx DAC SETTING = 51 (10 mA)




Figure 25. LED CURRENT WITH Tx DAC SETTING = 255 (50 mA)




Figure 22. LED CURRENT WITH Tx DAC SETTING = 25 (5 mA)




Figure 24. LED CURRENT WITH Tx DAC SETTING = 102 (20 mA)




Figure 26. RECEIVER SUPPLIES vs PRF



At  $T_A$  = +25°C, RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK}$  = 8 MHz, unless otherwise noted.




Figure 27. TRANSMITTER SUPPLIES vs TX\_REF




Figure 28. POWER SUPPLIES vs TEMPERATURE




Figure 29. INPUT-REFERRED NOISE vs TEMPERATURE




Figure 30. NOISE-FREE BITS vs TEMPERATURE




Figure 31. FILTER RESPONSE vs DUTY CYCLE



#### **OVERVIEW**

The AFE4400 is a complete analog front-end (AFE) solution targeted for pulse oximeter applications. The device consists of a low-noise receiver channel, an LED transmit section, and diagnostics for sensor and LED fault detection. To ease clocking requirements and provide the low-jitter clock to the AFE, an oscillator is also integrated that functions from an external crystal. The device communicates to an external microcontroller or host processor using an SPI interface. Figure 32 shows a detailed block diagram for the AFE4400. The blocks are described in more detail in the following sections.




Figure 32. Detailed Block Diagram



#### **RECEIVER CHANNEL**

This section describes the functionality of the receiver channel.

#### Receiver Front-End

The receiver consists of a differential current-to-voltage (I-V) transimpedance amplifier that converts the input photodiode current into an appropriate voltage, as shown in Figure 33. The feedback resistor of the amplifier (R<sub>F</sub>) is programmable to support a wide range of photodiode currents. Available R<sub>F</sub> values include: 1 M $\Omega$ , 500 k $\Omega$ , 250 k $\Omega$ , 100 k $\Omega$ , 50 k $\Omega$ , 25 k $\Omega$ , and 10 k $\Omega$ .




Figure 33. Receiver Front-End

The  $R_F$  amplifier and the feedback capacitor ( $C_F$ ) form a low-pass filter for the input signal current. Always ensure that the low-pass filter RC time constant has sufficiently high bandwidth (as shown by Equation 1) because the input current consists of pulses. For this reason, the feedback capacitor is also programmable. Available  $C_F$  values include:

5 pF, 10 pF, 25 pF, 50 pF, 100 pF, and 250 pF. Any combination of these capacitors can also be used.

$$R_{F} \times C_{F} \leq \frac{\text{Rx Sample Time}}{10} \tag{1}$$

The output voltage of the I-V amplifier includes the pleth component (the desired signal) and a component resulting from the ambient light leakage; see . The I-V amplifier is followed by the second stage, which consists of a current digital-to-analog converter (DAC) that sources the cancellation current and an amplifier that gains up the pleth component alone. The amplifier has five programmable gain settings: 0 dB, 3.5 dB, 6 dB, 9.5 dB, and 12 dB. The gained-up pleth signal is then low-pass filtered (500-Hz bandwidth) and buffered before driving a 22-bit ADC. The current DAC has a cancellation current range of 10  $\mu$ A with 10 steps (1  $\mu$ A each). The DAC value can be digitally specified with the SPI interface. Using ambient compensation with the ambient DAC allows the dc-biased signal to be centered to near mid-point of the amplifier (±0.9 V). Using the gain of the second stage allows for more of the available ADC dynamic range to be used.

The output of the ambient cancellation amplifier is separated into LED2 and LED1 channels. When LED2 is on, the amplifier output is filtered and sampled on capacitor  $C_R$ . Similarly, the LED1 signal is sampled on the  $C_{LED1}$  capacitor when LED1 is ON. In between the LED2 and LED1 pulses, the idle amplifier output is sampled to estimate the ambient signal on capacitors  $C_{LED2}$  amb and  $C_{LED1}$  amb.

The sampling duration is termed the *Rx* sample time and is programmable for each signal, independently. The sampling can start after the I-V amplifier output is stable (to account for LED and cable settling times). The Rx sample time is used for all dynamic range calculations; the minimum time supported is 50 µs.

A single, 22-bit ADC converts the sampled LED2, LED1, and ambient signals sequentially. Each conversion takes 25% of the pulse repetition period and provides a single digital code at the ADC output. As discussed in the *Receiver Timing* section, the conversions are staggered so that the LED2 conversion starts after the end of the LED2 sample phase, and so on. This configuration also means that the Rx sample time for each signal is no greater than 25% of the pulse repetition period.

Note that four data streams are available at the ADC output (LED2, LED1, ambient LED2, and ambient LED1) at the same rate as the pulse repetition frequency. The ADC is followed by a digital ambient subtraction block that additionally outputs the (LED2 – ambient LED2) and (LED1 – ambient LED1) data values.

#### **Ambient Cancellation Scheme**

The receiver provides digital samples corresponding to ambient duration. The host processor (external to the AFE) can use these ambient values to estimate the amount of ambient light leakage. The processor must then set the value of the ambient cancellation DAC using the SPI, as shown in Figure 34.




Figure 34. Ambient Cancellation Loop (Closed by the Host Processor)



Using the set value, the ambient cancellation stage subtracts the ambient component and gains up only the pleth component of the received signal; see Figure 35. The amplifier gain is programmable to 0 dB, 3.5 dB, 6 dB, 9.5 dB, and 12 dB.




Figure 35. Front-End (I-V Amplifier and Cancellation Stage)

The differential output of the second stage is V<sub>DIFF</sub>, as given by Equation 2:

$$V_{\text{DIFF}} = 2 \times \left[ I_{\text{PLETH}} \times \frac{R_{\text{F}}}{R_{\text{I}}} + I_{\text{AMB}} \times \frac{R_{\text{F}}}{R_{\text{I}}} - I_{\text{CANCEL}} \right] \times R_{\text{G}}$$

## where:

- $R_1 = 100 \text{ k}\Omega$ ,
- I<sub>PLETH</sub> = photodiode current pleth component,
- I<sub>AMB</sub> = photodiode current ambient component, and
- I<sub>CANCEL</sub> = the cancellation current DAC value (as estimated by the host processor). (2)

R<sub>G</sub> values with various gain settings are listed in Table 2.

Table 2. R<sub>G</sub> Values

| R <sub>G</sub> (dB) | GAIN (kΩ) |
|---------------------|-----------|
| 0 (x1)              | 100       |
| 3.5 (x1.5)          | 150       |
| 6 (x2)              | 200       |
| 9.5 (x3)            | 300       |
| 12 (x4)             | 400       |

### **Receiver Control Signals**

**LED2 sample phase (S<sub>LED2</sub>):** When this signal is high, the amplifier output corresponds to the LED2 on-time. The amplifier output is filtered and sampled into capacitor  $C_{LED2}$ . To avoid settling effects resulting from the LED or cable, program  $S_{LED2}$  to start after the LED turns on. This settling delay is programmable.

**Ambient sample phase (S<sub>LED2\_amb</sub>):** When this signal is high, the amplifier output corresponds to the LED2 off-time and can be used to estimate the ambient signal (for the LED2 phase). The amplifier output is filtered and sampled into capacitor  $C_{1 ED2\_amb}$ .

**LED1 sample phase (S<sub>LED1</sub>):** When this signal is high, the amplifier output corresponds to the LED1 on-time. The amplifier output is filtered and sampled into capacitor  $C_{LED1}$ . To avoid settling effects resulting from the LED or cable, program  $S_{LED1}$  to start after the LED turns on. This settling delay is programmable.

**Ambient sample phase (S\_{LED1\\_amb}):** When this signal is high, the amplifier output corresponds to the LED1 off-time and can be used to estimate the ambient signal (for the LED1 phase). The amplifier output is filtered and sampled into capacitor  $C_{LED1\_amb}$ .

**LED2 convert phase (CONV**<sub>LED2</sub>): When this signal is high, the voltage sampled on  $C_{LED2}$  is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the LED2 sample.


Ambient convert phases (CONV<sub>LED2\_amb</sub>, CONV<sub>LED1\_amb</sub>): When this signal is high, the voltage sampled on  $C_{LED2\_amb}$  (or  $C_{LED1\_amb}$ ) is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the ambient sample.

**LED1 convert phase (CONV**<sub>LED1</sub>): When this signal is high, the voltage sampled on  $C_{LED1}$  is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the LED1 sample.

## **Receiver Timing**

See Figure 36 for a timing diagram detailing the control signals related to the LED on-time, Rx sample time, and the ADC conversion times for each channel.





NOTE: Relationship to the AFE4400 EVM is: LED1 = IR and LED2 = RED.

Figure 36. Rx Timing Diagram



### **CLOCKING AND TIMING SIGNAL GENERATION**

The crystal oscillator generates a master clock signal using an external 8-MHz crystal. A divide-by-2 block converts the 8-MHz clock to 4 MHz, which is used by the AFE to operate the timer modules, ADC, and diagnostics. The 4-MHz clock is buffered and output from the AFE in order to clock an external microcontroller. The clocking functionality is shown in Figure 37.





Figure 37. AFE Clocking

## **TIMER MODULE**

See Figure 38 for a timing diagram detailing the various timing edges that are programmable using the timer module. The rising and falling edge positions of 11 signals can be controlled. The module uses a single 16-bit counter (running off of the 4-MHz clock) to set the time-base.

All timing signals are set with reference to the pulse repetition period (PRP). Therefore, a dedicated compare register compares the 16-bit counter value with the reference value specified in the PRF register. Every time that the 16-bit counter value is equal to the reference value in the PRF register, the counter is reset to '0'.





NOTE: Programmable edges are shown in blue and red.

Figure 38. AFE Control Signals



For the 11 signals in Figure 36, the start and stop edge positions are programmable with respect to the PRF period. Each signal uses a separate timer compare module that compares the counter value with preprogrammed reference values for the start and stop edges. All reference values can be set using the SPI interface.

When the counter value equals the start reference value, the output signal is set. When the counter value equals the stop reference value, the output signal is reset. Figure 39 shows a diagram of the timer compare register. With a 4-MHz clock, the edge placement resolution is  $0.25~\mu s$ . The ADC conversion signal requires four pulses in each PRF clock period. The 11th timer compare register uses four sets of start and stop registers to control the ADC conversion signal.




Figure 39. Compare Register

The ADC conversion signal requires four pulses in each PRF clock period. Timer compare register 11 uses four sets of start and stop registers to control the ADC conversion signal, as shown in Figure 40.




Figure 40. Timer Module



### **Using the Timer Module**

The timer module registers can be used to program the start and end instants in units of 4-MHz clock cycles. These timing instants and the corresponding registers are listed in Table 3.

Note that the device does not restrict the values in these registers; thus, the start and end edges can be positioned anywhere within the pulse repetition period. Care must be taken by the user to program suitable values in these registers to avoid overlapping the signals and to make sure none of the edges exceed the value programmed in the PRP register. Writing the same value in the start and end registers results in a pulse duration of one clock cycle. The following steps describe the timer sequencing configuration:


- 1. With respect to the start of the PRP period (indicated by timing instant  $t_0$  in Figure 41), the following sequence of conversions must be followed in order: convert LED2  $\rightarrow$  LED2 ambient  $\rightarrow$  LED1  $\rightarrow$  LED1 ambient.
- 2. Also, starting from  $t_0$ , the sequence of sampling instants must be staggered with respect to the respective conversions as follows: sample LED2 ambient  $\rightarrow$  LED1  $\rightarrow$  LED1 ambient  $\rightarrow$  LED2.
- 3. Finally, align the edges for the two LED pulses with the respective sampling instants.

Table 3. Clock Edge Mapping to SPI Registers

| TIME INSTANT<br>(See Figure 41 and<br>Figure 42) | DESCRIPTION                                | CORRESPONDING REGISTER ADDRESS AND REGISTER BITS   | EXAMPLE <sup>(1)</sup><br>(Decimal) |
|--|--|--|-------------------------------------|
| t <sub>0</sub>                                   | Start of pulse repetition period           | No register control  | _                                   |
| t <sub>1</sub>                                   | Start of sample LED2 pulse                 | LED2STC[15:0], register 01h  | 6000                                |
| t <sub>2</sub>                                   | End of sample LED2 pulse                   | LED2ENDC[15:0], register 02h   | 7999                                |
| t <sub>3</sub>                                   | Start of LED2 pulse                        | LED2LEDSTC[15:0], register 03h   | 6000                                |
| t <sub>4</sub>                                   | End of LED2 pulse                          | LED2LEDENDC[15:0], register 04h  | 7998                                |
| t <sub>5</sub>                                   | Start of sample LED2 ambient pulse         | ALED2STC[15:0], register 05h   | 0                                   |
| t <sub>6</sub>                                   | End of sample LED2 ambient pulse           | ALED2ENDC[15:0], register 06h  | 1998                                |
| t <sub>7</sub>                                   | Start of sample LED1 pulse                 | LED1STC[15:0], register 07h  | 2000                                |
| t <sub>8</sub>                                   | End of sample LED1 pulse                   | LED1ENDC[15:0], register 08h   | 3998                                |
| t <sub>9</sub>                                   | Start of LED1 pulse                        | LED1LEDSTC[15:0], register 09h   | 2000                                |
| t <sub>10</sub>                                  | End of LED1 pulse                          | LED1LEDENDC[15:0], register 0Ah  | 3999                                |
| t <sub>11</sub>                                  | Start of sample LED1 ambient pulse         | ALED1STC[15:0], register 0Bh   | 4000                                |
| t <sub>12</sub>                                  | End of sample LED1 ambient pulse           | ALED1ENDC[15:0], register 0Ch  | 5998                                |
| t <sub>13</sub>                                  | Start of convert LED2 pulse                | LED2CONVST[15:0], register 0Dh<br>Must start one AFE clock cycle after the ADC reset pulse ends. | 2                                   |
| t <sub>14</sub>                                  | End of convert LED2 pulse                  | LED2CONVEND[15:0], register 0Eh  | 1999                                |
| t <sub>15</sub>                                  | Start of convert LED2 ambient pulse        | ALED2CONVST[15:0], register 0Fh Must start one AFE clock cycle after the ADC reset pulse ends.   | 2002                                |
| t <sub>16</sub>                                  | End of convert LED2 ambient pulse          | ALED2CONVEND[15:0], register 10h   | 3999                                |
| t <sub>17</sub>                                  | Start of convert LED1 pulse                | LED1CONVST[15:0], register 11h Must start one AFE clock cycle after the ADC reset pulse ends.    | 4002                                |
| t <sub>18</sub>                                  | End of convert LED1 pulse                  | LED1CONVEND[15:0], register 12h  | 5999                                |
| t <sub>19</sub>                                  | Start of convert LED1 ambient pulse        | ALED1CONVST[15:0], register 13h Must start one AFE clock cycle after the ADC reset pulse ends.   | 6002                                |
| t <sub>20</sub>                                  | End of convert LED1 ambient pulse          | ALED1CONVEND[15:0], register 14h   | 7999                                |
| t <sub>21</sub>                                  | Start of first ADC conversion reset pulse  | ADCRSTSTCT0[15:0], register 15h  | 0                                   |
| t <sub>22</sub>                                  | End of first ADC conversion reset pulse    | ADCRSTENDCT0[15:0], register 16h   | 2                                   |
| t <sub>23</sub>                                  | Start of second ADC conversion reset pulse | ADCRSTSTCT1[15:0], register 17h  | 2000                                |
| t <sub>24</sub>                                  | End of second ADC conversion reset pulse   | ADCRSTENDCT1[15:0], register 18h   | 2002                                |
| t <sub>25</sub>                                  | Start of third ADC conversion reset pulse  | ADCRSTSTCT2[15:0], register 19h  | 4000                                |
| t <sub>26</sub>                                  | End of third ADC conversion reset pulse    | ADCRSTENDCT2[15:0], register 1Ah   | 4002                                |
| t <sub>27</sub>                                  | Start of fourth ADC conversion reset pulse | ADCRSTSTCT3[15:0], register 1Bh  | 6000                                |
| t <sub>28</sub>                                  | End of fourth ADC conversion reset pulse   | ADCRSTENDCT3[15:0], register 1Ch   | 6002                                |
| t <sub>29</sub>                                  | End of pulse repetition period             | PRPCOUNT[15:0], register 1Dh   | 7999                                |

(1) Values are based off of a pulse repetition frequency (PRF) = 500 Hz and duty cycle = 25%.






(1) RED = LED2, IR = LED1.

Figure 41. Programmable Clock Edges





(1) RED = LED2, IR = LED1.

Figure 42. Relationship Between the ADC Reset and ADC Conversion Signals

#### ADC OPERATION AND AVERAGING MODULE

The ADC reset signal must be positioned at 25% intervals of the pulse repetition period (that is, 0%, 25%, 50%, and 75%). After the falling edge of the ADC reset signal, the ADC conversion phase starts (refer to Figure 42). Each ADC conversion takes 50 µs.

The ADC operates with averaging. The averaging module averages multiple ADC samples and reduce noise to improve dynamic range because the ADC conversion time is usually shorter than 25% of the pulse repetition period. Figure 43 shows a diagram of the averaging module. The ADC output format is in 22-bit twos complement. The two MSB bits of the 24-bit data can be ignored.




Figure 43. Averaging Module

## Operation


The ADC digital samples are accumulated and averaged after every 50 µs. At the next rising edge of the ADC reset signal, the average value (22-bit) is written into the output registers sequentially as follows (see Figure 44):

- At the 25% reset signal, the averaged 22-bit word is written to register 2Ah.
- At the 50% reset signal, the averaged 22-bit word is written to register 2Bh.
- At the 75% reset signal, the averaged 22-bit word is written to register 2Ch.
- At the next 0% reset signal, the averaged 22-bit word is written to register 2Dh. The contents of registers 2Ah and 2Bh are written to register 2Eh and the contents of registers 2Ch and 2Dh are written to register 2Fh.

At the rising edge of the ADC\_RDY signal, the contents of all six result registers can be read out.

The number of samples to be used per conversion phase is preset to 2.





NOTE: This example shows three data averages.

Figure 44. ADC Data with Averaging



## RECEIVER SUBSYSTEM POWER PATH

The block diagram in Figure 45 shows the AFE4400 Rx subsystem power routing.




Figure 45. Receive Subsystem Power Routing



#### TRANSMIT SECTION

The transmit section integrates the LED driver and the LED current control section with 8-bit resolution. This integration is designed to meet a dynamic range of better than 105 dB (based on a 1-sigma LED current noise).

The RED and IR LED reference currents can be independently set. The current source (I<sub>LED</sub>) locally regulates and ensures that the actual LED current tracks the specified reference. The transmitter section uses an internal 0.5-V reference voltage for operation. This reference voltage is available on the REF\_TX pin and must be decoupled to ground with a 2.2-µF capacitor. The TX\_REF voltage is derived from the TX\_CTRL\_SUP. The maximum LED current setting supports up to 50-mA LED current.

Note that reducing the value of the band gap reference capacitor on pin 7 reduces the time required for the device to wake-up and settle. However, this reduction in time is a trade-off between wake-up time and noise performance.

The minimum LED\_DRV\_SUP voltage required for operation depends on:

- Voltage drop across the LED (V<sub>LED</sub>),
- Voltage drop across the external cable, connector, and any other component in series with the LED (V<sub>CABLE</sub>), and
- · Transmitter reference voltage.

Using the internal 0.5-V reference voltage, the minimum LED\_DRV\_SUP voltage can be as low as 3.0 V, provided that [3.0 V - (VLED + VCABLE) > 1.4 V] is met. See the Recommended Operating Conditions for further details.

Two LED driver schemes are supported:

- An H-bridge drive for a two-terminal back-to-back LED package, as shown in Figure 46.
- A push-pull drive for a three-terminal LED package; see Figure 47.






Figure 46. Transmit: H-Bridge Drive

Copyright © 2012–2013, Texas Instruments Incorporated






Figure 47. Transmit: Push-Pull LED Drive for Common Anode LED Configuration



#### **Transmitter Power Path**

The block diagram in Figure 48 shows the AFE4400 Tx subsystem power routing.




Figure 48. Transmit Subsystem Power Routing

## **LED Power Reduction During Periods of Inactivity**

The diagram in Figure 49 shows how LED bias current passes 50 µA whenever LED\_ON occurs. In order to minimize power consumption in periods of inactivity, the LED\_ON control must be turned off. Furthermore, the TIMEREN bit in the CONTROL1 register should be disabled by setting the value to '0'.

Note that depending on the LEDs used, the LED may sometimes appear dimly lit even when the LED current is set to 0 mA. This appearance is because of the switching leakage currents (as shown in Figure 49) inherent to the timer function. The dimmed appearance does not effect the ambient light level measurement because during the ambient cycle, LED\_ON is turned off for the duration of the ambient measurement.




Figure 49. LED Bias Current



## **DIAGNOSTICS**

The device includes diagnostics to detect open or short conditions of the LED and photosensor, LED current profile feedback, and cable on or off detection.

#### **Photodiode-Side Fault Detection**

Figure 50 shows the diagnostic for the photodiode-side fault detection.




Figure 50. Photodiode Diagnostic



# **Transmitter-Side Fault Detection**

Figure 51 shows the diagnostic for the transmitter-side fault detection.




Figure 51. Transmitter Diagnostic

Copyright © 2012–2013, Texas Instruments Incorporated

Product Folder Links: AFE4400



# **Diagnostics Module**

The diagnostics module, when enabled, checks for nine types of faults sequentially. The results of all faults are latched in 11 separate flags. At the end of the sequence, the state of the 11 flags are combined to generate two interrupt signals: PD\_ALM for photodiode-related faults and LED\_ALM for transmit-related faults. The status of all flags can also be read using the SPI interface. Table 4 details each fault and flag used. Note that the diagnostics module requires all AFE blocks to be enabled in order to function reliably.

Table 4. Fault and Flag Diagnostics<sup>(1)</sup>

| MODULE | SEQ. | FAULT                             | FLAG1 | FLAG2 | FLAG3 | FLAG4 | FLAG5 | FLAG6 | FLAG7 | FLAG8 | FLAG9 | FLAG10 | FLAG11 |
|--------|------|-----------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|
| _      | _    | No fault                          | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0      | 0      |
|        | 1    | Rx INP cable shorted to LED cable | 1     |       |       |       |       |       |       |       |       |        |        |
|        | 2    | Rx INM cable shorted to LED cable |       | 1     |       |       |       |       |       |       |       |        |        |
| PD     | 3    | Rx INP cable shorted to GND cable |       |       | 1     |       |       |       |       |       |       |        |        |
|        | 4    | Rx INM cable shorted to GND cable |       |       |       | 1     |       |       |       |       |       |        |        |
|        | 5    | PD open or shorted                |       |       |       |       | 1     | 1     |       |       |       |        |        |
|        | 6    | Tx OUTM line shorted to GND cable |       |       |       |       |       |       | 1     |       |       |        |        |
| LED    | 7    | Tx OUTP line shorted to GND cable |       |       |       |       |       |       |       | 1     |       |        |        |
|        | 8    | LED open or shorted               |       |       |       |       |       |       |       |       | 1     | 1      |        |
|        | 9    | LED open or shorted               |       |       |       |       |       |       |       |       |       |        | 1      |

<sup>(1)</sup> Resistances below 10  $k\Omega$  are considered to be shorted.

Submit Documentation Feedback

Figure 52 shows the timing for the diagnostic function.




Figure 52. Diagnostic Timing Diagram

By default, the diagnostic function takes  $t_{\text{DIAG}} = 16$  ms to complete. After the diagnostics function completes, the AFE4400 filter must be allowed time to settle. See the Electrical Characteristics for the filter settling time.



#### SERIAL PROGRAMMING INTERFACE

The SPI-compatible serial interface consists of four signals: SCLK (serial clock), SPISOMI (serial interface data output), SPISIMO (serial interface data input), and SPISTE (serial interface enable).

The serial clock (SCLK) is the serial peripheral interface (SPI) serial clock. SCLK shifts in commands and shifts out data from the device. SCLK features a Schmitt-triggered input and clocks data out on the SPISOMI. Data are clocked in on the SPISIMO pin. Even though the input has hysteresis, TI recommends keeping SCLK as clean as possible to prevent glitches from accidentally shifting the data. When the serial interface is idle, hold SCLK low.

The SPI serial out master in (SPISOMI) pin is used with SCLK to clock out the AFE4400 data. The SPI serial in master out (SPISIMO) pin is used with SCLK to clock in data to the AFE4400. The SPI serial interface enable (SPISTE) pin enables the serial interface to clock data on the SPISIMO pin in to the device.

# **READING AND WRITING DATA**

The device has a set of internal registers that can be accessed by the serial programming interface formed by the SPISTE, SCLK, SPISIMO, and SPISOMI pins.

# **Writing Data**

The SPI\_READ register bit must be first set to '0' before writing to a register. When SPISTE is low,

- Serially shifting bits into the device is enabled.
- Serial data (on the SPISIMO pin) are latched at every SCLK rising edge.
- The serial data are loaded into the register at every 32nd SCLK rising edge.

In case the word length exceeds a multiple of 32 bits, the excess bits are ignored. Data can be loaded in multiples of 32-bit words within a single active SPISTE pulse. The first eight bits form the register address and the remaining 24 bits form the register data. Figure 53 shows an SPI timing diagram for a single write operation. For multiple read and write cycles, refer to the *Multiple Data Reads and Writes* section.





Figure 53. AFE SPI Write Timing Diagram

### **Reading Data**

The SPI\_READ register bit must be first set to '1' before reading from a register. The AFE4400 includes a mode where the contents of the internal registers can be read back on the SPISOMI pin. This mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the AFE. To enable this mode, first set the SPI\_READ register bit using the SPI write command, as described in the *Writing Data* section. In the next command, specify the SPI register address with the desired content to be read. Within the same SPI command sequence, the AFE outputs the contents of the specified register on the SPISOMI pin. Figure 54 shows an SPI timing diagram for a single read operation. For multiple read and write cycles, refer to the *Multiple Data Reads and Writes* section.




- (1) The SPI\_READ register bit must be enabled before attempting a serial readout from the AFE.
- (2) Specify the register address of the content that must be readback on bits A[7:0].
- (3) The AFE outputs the contents of the specified register on the SPISOMI pin.

Figure 54. AFE SPI Read Timing Diagram



## **Multiple Data Reads and Writes**

The device includes functionality where multiple read and write operations can be performed during a single SPISTE event. To enable this functionality, the first eight bits determine the register address to be written and the remaining 24 bits determine the register data. Perform two writes with the SPI read bit enabled during the second write operation in order to prepare for the read operation, as described in the *Writing Data* section. In the next command, specify the SPI register address with the desired content to be read. Within the same SPI command sequence, the AFE outputs the contents of the specified register on the SPISOMI pin. This functionality is described in the *Writing Data* and *Reading Data* sections. Figure 55 shows a timing diagram for the SPI multiple read and write operations.



- (1) The SPI read register bit must be enabled before attempting a serial readout from the AFE.
- (2) The second write operation must be configured for register 0 with data 000001h.
- (3) Specify the register address whose contents must be read back on A[7:0].
- (4) The AFE outputs the contents of the specified register on the SOMI pin.

Figure 55. Serial Multiple Read and Write Operations

Product Folder Links: AFE4400

42

#### **Register Initialization**

After power-up, the internal registers **must** be initialized to the default values. This initialization can be done in one of two ways:

- Through a hardware reset by applying a low-going pulse on the RESET pin, or
- By applying a software reset. Using the serial interface, set SW\_RESET (bit D3 in register 00h) high. This setting initializes the internal registers to the default values and then self-resets to '0'. In this case, the RESET pin is kept high (inactive).

# **AFE SPI Interface Design Considerations**

Note that when the AFE4400 is deselected, the SPISOMI, CLKOUT, ADC\_RDY, PD\_ALM, LED\_ALM, and DIAG\_END digital output pins do not enter a 3-state mode. This condition, therefore, must be taken into account when connecting multiple devices to the SPI port and for power-management considerations. In order to avoid loading the SPI bus when multiple devices are connected, the DIGOUT\_TRISTATE register bit must be to '1' whenever the AFE SPI is inactive.

#### **AFE REGISTER MAP**

The AFE consists of a set of registers that can be used to configure it, such as receiver timings, I-V amplifier settings, transmit LED currents, and so forth. The registers and their contents are listed in Table 5. These registers can be accessed using the AFE SPI interface.



# Table 5. AFE Register Map

|              | REGISTER               | ADD | RESS |     |     |     |     |     |     |     |                    |     |     | ı   | REGIST | ER DAT | Ά       |                |         |          |       |    |    |        |         |               |          |
|--------------|------------------------|-----|------|-----|-----|-----|-----|-----|-----|-----|--------------------|-----|-----|-----|--------|--------|---------|----------------|---------|----------|-------|----|----|--------|---------|---------------|----------|
| NAME         | CONTROL <sup>(1)</sup> | Hex | Dec  | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16                | D15 | D14 | D13 | D12    | D11    | D10     | D9             | D8      | D7       | D6    | D5 | D4 | D3     | D2      | D1            | D0       |
| CONTROL0     | W                      | 00  | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  | 0   | 0   | 0   | 0      | 0      | 0       | 0              | 0       | 0        | 0     | 0  | 0  | SW_RST | DIAG_EN | TIM_COUNT_RST | SPI_READ |
| LED2STC      | R/W                    | 01  | 1    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         |                | LED2S   | TC[15:0] |       |    |    |        |         |               |          |
| LED2ENDC     | R/W                    | 02  | 2    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | l              | ED2EN   | IDC[15:0 | )]    |    |    |        |         |               |          |
| LED2LEDSTC   | R/W                    | 03  | 3    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | LE             | ED2LED  | STC[15   | :0]   |    |    |        |         |               |          |
| LED2LEDENDC  | R/W                    | 04  | 4    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | LE             | D2LEDI  | ENDC[15  | 5:0]  |    |    |        |         |               |          |
| ALED2STC     | R/W                    | 05  | 5    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | ,              | ALED2S  | STC[15:0 | )]    |    |    |        |         |               |          |
| ALED2ENDC    | R/W                    | 06  | 6    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |                    |     |     |     |        |        |         |                |         |          |       |    |    |        |         |               |          |
| LED1STC      | R/W                    | 07  | 7    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         |                | LED1S   | TC[15:0] |       |    |    |        |         |               |          |
| LED1ENDC     | R/W                    | 08  | 8    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | l              | ED1EN   | IDC[15:0 | )]    |    |    |        |         |               |          |
| LED1LEDSTC   | R/W                    | 09  | 9    | 0   | 0   | 0   | 0   | 0   | 0   | 0   | • •                |     |     |     |        |        |         |                |         |          |       |    |    |        |         |               |          |
| LED1LEDENDC  | R/W                    | 0A  | 10   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |                    |     |     |     |        |        |         |                |         |          |       |    |    |        |         |               |          |
| ALED1STC     | R/W                    | 0B  | 11   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         |                | ALED1S  | STC[15:0 | )]    |    |    |        |         |               |          |
| ALED1ENDC    | R/W                    | 0C  | 12   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | А              | LED1EI  | NDC[15:  | 0]    |    |    |        |         |               |          |
| LED2CONVST   | R/W                    | 0D  | 13   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | LE             | D2CON   | NVST[15  | :0]   |    |    |        |         |               |          |
| LED2CONVEND  | R/W                    | 0E  | 14   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | LE             | D2CON   | VEND[1   | 5:0]  |    |    |        |         |               |          |
| ALED2CONVST  | R/W                    | 0F  | 15   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | AL             | ED2CO   | NVST[1   | 5:0]  |    |    |        |         |               |          |
| ALED2CONVEND | R/W                    | 10  | 16   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | ALE            | D2CON   | VEND[1   | 15:0] |    |    |        |         |               |          |
| LED1CONVST   | R/W                    | 11  | 17   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | LE             | D1CON   | NVST[15  | :0]   |    |    |        |         |               |          |
| LED1CONVEND  | R/W                    | 12  | 18   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | LE             | D1CON   | VEND[1   | 5:0]  |    |    |        |         |               |          |
| ALED1CONVST  | R/W                    | 13  | 19   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | AL             | ED1CO   | NVST[1   | 5:0]  |    |    |        |         |               |          |
| ALED1CONVEND | R/W                    | 14  | 20   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | ALE            | D1CON   | VEND[1   | 15:0] |    |    |        |         |               |          |
| ADCRSTSTCT0  | R/W                    | 15  | 21   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | Α              | DCRST   | CT0[15:  | 0]    |    |    |        |         |               |          |
| ADCRSTENDCT0 | R/W                    | 16  | 22   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | ΑI             | CRENI   | DCT0[15  | 5:0]  |    |    |        |         |               |          |
| ADCRSTSTCT1  | R/W                    | 17  | 23   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | Α              | DCRST   | CT1[15:  | 0]    |    |    |        |         |               |          |
| ADCRSTENDCT1 | R/W                    | 18  | 24   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | ΑI             | CRENI   | DCT1[15  | 5:0]  |    |    |        |         |               |          |
| ADCRSTSTCT2  | R/W                    | 19  | 25   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0 ADCRSTCT2[15:0]  |     |     |     |        |        |         |                |         |          |       |    |    |        |         |               |          |
| ADCRSTENDCT2 | R/W                    | 1A  | 26   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0 ADCRENDCT2[15:0] |     |     |     |        |        |         |                |         |          |       |    |    |        |         |               |          |
| ADCRSTSTCT3  | R/W                    | 1B  | 27   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0 ADCRSTCT3[15:0]  |     |     |     |        |        |         |                |         |          |       |    |    |        |         |               |          |
| ADCRSTENDCT3 | R/W                    | 1C  | 28   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  |     |     |     |        |        |         | ΑI             | OCRENI  | DCT3[15  | 5:0]  |    |    |        |         |               |          |
| PRPCOUNT     | R/W                    | 1D  | 29   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0 PRPCT[15:0]      |     |     |     |        |        |         |                |         |          |       |    |    |        |         |               |          |
| CONTROL1     | R/W                    | 1E  | 30   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0                  | 0   | 0   | 0   | 0      | CLK    | (ALMPIN | <b>I</b> [2:0] | TIMEREN | 0        | 0     | 0  | 0  | 0      | 0       | 1             | 0        |

(1) R = read only, R/W = read or write, N/A = not available, and W = write only.

Copyright © 2012–2013, Texas Instruments Incorporated

# **Table 5. AFE Register Map (continued)**

|               | 5500755                            | ADD | RESS |     |     |     |     |     |      |           | \cgis |     |          |     |        | ER DAT   | Δ.              |          |       |             |           |         |      |          |          |          |          |
|---------------|------------------------------------|-----|------|-----|-----|-----|-----|-----|------|-----------|-------|-----|----------|-----|--------|----------|-----------------|----------|-------|-------------|-----------|---------|------|----------|----------|----------|----------|
| NAME          | REGISTER<br>CONTROL <sup>(1)</sup> | Hex | Dec  | D23 | D22 | D21 | D20 | D19 | D18  | D17       | D16   | D15 | D14      | D13 | D12    | D11      | D10             | D9       | D8    | D7          | D6        | D5      | D4   | D3       | D2       | D1       | D0       |
| SPARE1        | N/A                                | 1F  | 31   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | 0           | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| TIAGAIN       | R/W                                | 20  | 32   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | 0           | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| TIA_AMB_GAIN  | R/W                                | 21  | 33   | 0   | 0   | 0   | 0   |     | AMBD | AC[3:0]   | l     | 0   | STAGE2EN | 0   | 0      | 0        | ST              | G2GAIN   | [2:0] |             | C         | F_LED[4 | :0]  | l        | RF       | LED[2    |          |
| LEDCNTRL      | R/W                                | 22  | 34   | 0   | 0   | 0   | 0   | 0   | 0    | LEDCUROFF | 1     |     |          |     | LED    | 1[7:0]   |                 |          |       |             |           |         | LED  | 2[7:0]   |          |          |          |
| CONTROL2      | R/W                                | 23  | 35   | 0   | 0   | 0   | 0   | 0   | 0    | 1         | 0     | 0   | 0        | 0   | 0      | TXBRGMOD | DIGOUT_TRISTATE | XTALDIS  | 1     | 0           | 0         | 0       | 0    | 0        | PDNTX    | PDNRX    | PDNAFE   |
| SPARE2        | N/A                                | 24  | 36   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | 0           | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| SPARE3        | N/A                                | 25  | 37   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | 0           | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| SPARE4        | N/A                                | 26  | 38   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | 0           | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| RESERVED1     | N/A                                | 27  | 39   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | 0           | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| RESERVED2     | N/A                                | 28  | 40   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | 0           | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| ALARM         | R/W                                | 29  | 41   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | 0      | 0        | 0               | 0        | 0     | ALMPINCLKEN | 0         | 0       | 0    | 0        | 0        | 0        | 0        |
| LED2VAL       | R                                  | 2A  | 42   |     |     |     |     |     |      |           |       |     |          |     | LED2V  | AL[23:0] |                 |          |       |             |           |         |      |          |          |          |          |
| ALED2VAL      | R                                  | 2B  | 43   |     |     |     |     |     |      |           |       |     |          |     | ALED2\ | /AL[23:0 | )]              |          |       |             |           |         |      |          |          |          |          |
| LED1VAL       | R                                  | 2C  | 44   |     |     |     |     |     |      |           |       |     |          |     | LED1V  | AL[23:0] |                 |          |       |             |           |         |      |          |          |          |          |
| ALED1VAL      | R                                  | 2D  | 45   |     |     |     |     |     |      |           |       |     |          |     | ALED1\ | /AL[23:0 | )]              |          |       |             |           |         |      |          |          |          |          |
| LED2-ALED2VAL | R                                  | 2E  | 46   |     |     |     |     |     |      |           |       |     |          | LE  | D2-ALE | D2VAL[2  | 23:0]           |          |       |             |           |         |      |          |          |          |          |
| LED1-ALED1VAL | R                                  | 2F  | 47   |     |     |     |     |     |      |           |       |     |          | LE  | D1-ALE | D1VAL[2  | 23:0]           |          |       |             |           |         |      |          |          |          |          |
| DIAG          | R                                  | 30  | 48   | 0   | 0   | 0   | 0   | 0   | 0    | 0         | 0     | 0   | 0        | 0   | PD_ALM | LED_ALM  | LED10PEN        | LED2OPEN | LEDSC | OUTPSHGND   | OUTNSHGND | PDOC    | PDSC | INNSCGND | INPSCGND | INNSCLED | INPSCLED |

Submit Documentation Feedback

45



#### AFE REGISTER DESCRIPTION

CONTROLO: Control Register 0 (Address = 00h, Reset Value = 0000h)

|     |     |     |     | -   | •   |     | ,   |        | ,       |                       |              |
|-----|-----|-----|-----|-----|-----|-----|-----|--------|---------|-----------------------|--------------|
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15    | D14     | D13                   | D12          |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0      | 0       | 0                     | 0            |
| D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3     | D2      | D1                    | D0           |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | SW_RST | DIAG_EN | TIM_<br>COUNT_<br>RST | SPI_<br>READ |

This register is write-only. CONTROL0 is used for AFE software and count timer reset, diagnostics enable, and SPI read functions.

Bits D[23:4] Must be '0'

Bit D3 SW RST: Software reset

0 = No action (default after reset)

1 = Software reset applied; resets all internal registers to the default values and self-clears

to '0'

Bit D2 DIAG\_EN: Diagnostic enable

0 = No action (default after reset)

1 = Diagnostic mode is enabled and the diagnostics sequence starts when this bit is set.

At the end of the sequence, all fault status are stored in the DIAG: Diagnostics Flag

Register. Afterwards, the DIAG\_EN register bit self-clears to '0'.

Note that the diagnostics enable bit is automatically reset after the diagnostics completes (16 ms). During the diagnostics mode, ADC data are invalid because of the toggling

diagnostics switches.

Bit D1 TIM\_CNT\_RST: Timer counter reset

0 = Disables timer counter reset, required for normal timer operation (default after reset)

1 = Timer counters are in reset state

Bit D0 SPI READ: SPI read

0 = SPI read is disabled (default after reset)

1 = SPI read is enabled

# LED2STC: Sample LED2 Start Count Register (Address = 01h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18   | D17      | D16 | D15 | D14   | D13      | D12 |
|-----|-----|-----|-----|-----|-------|----------|-----|-----|-------|----------|-----|
| 0   | 0   | 0   | 0   | 0   | 0     | 0        | 0   |     | LED2S | ΓC[15:0] |     |
| D11 | D10 | D9  | D8  | D7  | D6    | D5       | D4  | D3  | D2    | D1       | D0  |
|     |     |     |     |     | LED2S | TC[15:0] |     |     |       |          |     |

This register sets the start timing value for the LED2 signal sample.

Bits D[23:16] Must be '0'

Bits D[15:0] LED2STC[15:0]: Sample LED2 start count

The contents of this register can be used to position the start of the sample LED2 signal with respect to the pulse repetition period (PRP), as specified in the PRPCOUNT register. The count is specified as the number of

4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



| EDSENDC. | Sample | I ED2 End | Count Do | aictor (A | ddraee - | <b>02h</b> I | Pacat Value - | - 0000h\ |  |
|----------|--------|-----------|----------|-----------|----------|--------------|---------------|----------|--|

|     | LED2E | NDC: Sa | тріе ∟⊏∟ | 2 Ena C | ount Reg | ister (Add | aress = v | zn, Rese | t value = | uuuun)   |     |
|-----|-------|---------|----------|---------|----------|------------|-----------|----------|-----------|----------|-----|
| D23 | D22   | D21     | D20      | D19     | D18      | D17        | D16       | D15      | D14       | D13      | D12 |
| 0   | 0     | 0       | 0        | 0       | 0        | 0          | 0         |          | LED2EN    | DC[15:0] |     |
| D11 | D10   | D9      | D8       | D7      | D6       | D5         | D4        | D3       | D2        | D1       | D0  |
|     |       |         |          |         | LED2EN   | IDC[15:0]  |           |          |           |          |     |

This register sets the end timing value for the LED2 signal sample.

Bits D[23:16] Must be '0'

Bits D[15:0] LED2ENDC[15:0]: Sample LED2 end count

The contents of this register can be used to position the end of the sample LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED2LEDSTC: LED2 LED Start Count Register (Address = 03h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18     | D17       | D16 | D15 | D14     | D13       | D12 |
|-----|-----|-----|-----|-----|---------|-----------|-----|-----|---------|-----------|-----|
| 0   | 0   | 0   | 0   | 0   | 0       | 0         | 0   |     | LED2LED | STC[15:0] |     |
|     |     |     |     |     |         |           |     |     |         |           |     |
| D11 | D10 | D9  | D8  | D7  | D6      | D5        | D4  | D3  | D2      | D1        | D0  |
|     |     |     |     |     | LED2LED | STC[15:0] |     |     |         |           |     |

This register sets the start timing value for when the LED2 signal turns on.

Bits D[23:16] Must be '0'

Bits D[15:0] LED2LEDSTC[15:0]: LED2 start count

The contents of this register can be used to position the start of the LED2 with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED2LEDENDC: LED2 LED End Count Register (Address = 04h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18      | D17        | D16 | D15 | D14      | D13        | D12 |
|-----|-----|-----|-----|-----|----------|------------|-----|-----|----------|------------|-----|
| 0   | 0   | 0   | 0   | 0   | 0        | 0          | 0   |     | LED2LEDE | ENDC[15:0] |     |
| D11 | D10 | D9  | D8  | D7  | D6       | D5         | D4  | D3  | D2       | D1         | D0  |
|     |     |     |     |     | LED2LEDI | ENDC[15:0] |     |     |          |            |     |

This register sets the end timing value for when the LED2 signal turns off.

Bits D[23:16] Must be '0'

Bits D[15:0] LED2LEDENDC[15:0]: LED2 end count

The contents of this register can be used to position the end of the LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



# ALED2STC: Sample Ambient LED2 Start Count Register (Address = 05h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18    | D17       | D16 | D15 | D14    | D13      | D12 |
|-----|-----|-----|-----|-----|--------|-----------|-----|-----|--------|----------|-----|
| 0   | 0   | 0   | 0   | 0   | 0      | 0         | 0   |     | ALED2S | TC[15:0] |     |
| D11 | D10 | D9  | D8  | D7  | D6     | D5        | D4  | D3  | D2     | D1       | D0  |
|     |     |     |     |     | ALED2S | STC[15:0] |     |     |        |          |     |

This register sets the start timing value for the ambient LED2 signal sample.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED2STC[15:0]: Sample ambient LED2 start count

The contents of this register can be used to position the start of the sample ambient LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# ALED2ENDC: Sample Ambient LED2 End Count Register (Address = 06h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18     | D17       | D16 | D15 | D14     | D13       | D12 |
|-----|-----|-----|-----|-----|---------|-----------|-----|-----|---------|-----------|-----|
| 0   | 0   | 0   | 0   | 0   | 0       | 0         | 0   |     | ALED2EN | NDC[15:0] |     |
|     |     |     |     |     |         |           |     |     |         |           |     |
| D11 | D10 | D9  | D8  | D7  | D6      | D5        | D4  | D3  | D2      | D1        | D0  |
|     |     |     |     |     | ALED2EI | NDC[15:0] |     |     |         |           |     |

This register sets the end timing value for the ambient LED2 signal sample.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED2ENDC[15:0]: Sample ambient LED2 end count

The contents of this register can be used to position the end of the sample ambient LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED1STC: Sample LED1 Start Count Register (Address = 07h, Reset Value = 0000h)

| D23 | D22  | D21 | D20 | D19 | D18 | D17      | D16 | D15 | D14   | D13      | D12 |
|-----|------|-----|-----|-----|-----|----------|-----|-----|-------|----------|-----|
| 0   | 0    | 0   | 0   | 0   | 0   | 0        | 0   |     | LED1S | ΓC[15:0] |     |
| D11 | D10  | D9  | D8  | D7  | D6  | D5       | D4  | D3  | D2    | D1       | D0  |
|     | 2.10 |     |     |     |     | TC[15:0] |     |     |       |          | 20  |

This register sets the start timing value for the LED1 signal sample.

Bits D[23:17] Must be '0'

Bits D[16:0] LED1STC[15:0]: Sample LED1 start count

The contents of this register can be used to position the start of the sample LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of

4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED1ENDC: Sample LED1 End Count (Address = 08h, Reset Value = 0000h)

| D23                                | D22            | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14            | D13 | D12 |  |  |
|------------------------------------|----------------|-----|-----|-----|-----|-----|-----|-----|----------------|-----|-----|--|--|
| 0                                  | 0              | 0   | 0   | 0   | 0   | 0   | 0   |     | LED1ENDC[15:0] |     |     |  |  |
| D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 |                |     |     |     |     |     |     |     |                |     | D0  |  |  |
|                                    | LED1ENDC[15:0] |     |     |     |     |     |     |     |                |     |     |  |  |

This register sets the end timing value for the LED1 signal sample.

Bits D[23:17] Must be '0'

Bits D[16:0] LED1ENDC[15:0]: Sample LED1 end count

The contents of this register can be used to position the end of the sample LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of

4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED1LEDSTC: LED1 LED Start Count Register (Address = 09h, Reset Value = 0000h)

| D23 | D22              | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14              | D13 | D12 |  |  |
|-----|------------------|-----|-----|-----|-----|-----|-----|-----|------------------|-----|-----|--|--|
| 0   | 0                | 0   | 0   | 0   | 0   | 0   | 0   |     | LED1LEDSTC[15:0] |     |     |  |  |
| D11 | D10              | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2               | D1  | D0  |  |  |
|     | LED1LEDSTC[15:0] |     |     |     |     |     |     |     |                  |     |     |  |  |

This register sets the start timing value for when the LED1 signal turns on.

Bits D[23:16] Must be '0'

Bits D[15:0] LED1LEDSTC[15:0]: LED1 start count

The contents of this register can be used to position the start of the LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED1LEDENDC: LED1 LED End Count Register (Address = 0Ah, Reset Value = 0000h)

| D23 | D22                                   | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14               | D13 | D12 |  |  |
|-----|---------------------------------------|-----|-----|-----|-----|-----|-----|-----|-------------------|-----|-----|--|--|
| 0   | 0                                     | 0   | 0   | 0   | 0   | 0   | 0   |     | LED1LEDENDC[15:0] |     |     |  |  |
| D11 | D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 |     |     |     |     |     |     |     |                   |     |     |  |  |
|     | LED1LEDENDC[15:0]                     |     |     |     |     |     |     |     |                   |     |     |  |  |

This register sets the end timing value for when the LED1 signal turns off.

Bits D[23:16] Must be '0'

Bits D[15:0] LED1LEDENDC[15:0]: LED1 end count

The contents of this register can be used to position the end of the LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



# ALED1STC: Sample Ambient LED1 Start Count Register (Address = 0Bh, Reset Value = 0000h)

| D23 | D22            | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14            | D13 | D12 |  |
|-----|----------------|-----|-----|-----|-----|-----|-----|-----|----------------|-----|-----|--|
| 0   | 0              | 0   | 0   | 0   | 0   | 0   | 0   |     | ALED1STC[15:0] |     |     |  |
|     |                |     |     |     |     |     |     |     |                |     |     |  |
| D11 | D10            | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2             | D1  | D0  |  |
|     | ALED1STC[15:0] |     |     |     |     |     |     |     |                |     |     |  |

This register sets the start timing value for the ambient LED1 signal sample.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED1STC[15:0]: Sample ambient LED1 start count

The contents of this register can be used to position the start of the sample ambient LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# ALED1ENDC: Sample Ambient LED1 End Count Register (Address = 0Ch, Reset Value = 0000h)

| D23 | D22             | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14             | D13 | D12 |  |  |
|-----|-----------------|-----|-----|-----|-----|-----|-----|-----|-----------------|-----|-----|--|--|
| 0   | 0               | 0   | 0   | 0   | 0   | 0   | 0   |     | ALED1ENDC[15:0] |     |     |  |  |
|     |                 |     |     |     |     |     |     |     |                 |     |     |  |  |
| D11 | D10             | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2              | D1  | D0  |  |  |
|     | ALED1ENDC[15:0] |     |     |     |     |     |     |     |                 |     |     |  |  |

This register sets the end timing value for the ambient LED1 signal sample.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED1ENDC[15:0]: Sample ambient LED1 end count

The contents of this register can be used to position the end of the sample ambient LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED2CONVST: LED2 Convert Start Count Register (Address = 0Dh, Reset Value = 0000h)

| D23 | D22                                  | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14              | D13 | D12 |  |  |
|-----|--------------------------------------|-----|-----|-----|-----|-----|-----|-----|------------------|-----|-----|--|--|
| 0   | 0                                    | 0   | 0   | 0   | 0   | 0   | 0   |     | LED2CONVST[15:0] |     |     |  |  |
| D11 | D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 [ |     |     |     |     |     |     |     |                  |     |     |  |  |
|     | LED2CONVST[15:0]                     |     |     |     |     |     |     |     |                  |     |     |  |  |

This register sets the start timing value for the LED2 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] LED2CONVST[15:0]: LED2 convert start count

The contents of this register can be used to position the start of the LED2 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

#### SBAS601F - DECEMBER 2012-REVISED OCTOBER 2013

# LED2CONVEND: LED2 Convert End Count Register (Address = 0Eh, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18     | D17        | D16 | D15 | D14               | D13 | D12 |  |  |
|-----|-----|-----|-----|-----|---------|------------|-----|-----|-------------------|-----|-----|--|--|
| 0   | 0   | 0   | 0   | 0   | 0       | 0          | 0   |     | LED2CONVEND[15:0] |     |     |  |  |
|     |     |     |     |     |         |            |     |     |                   |     |     |  |  |
| D11 | D10 | D9  | D8  | D7  | D6      | D5         | D4  | D3  | D2                | D1  | D0  |  |  |
|     |     |     |     |     | LED2CON | VEND[15:0] |     |     |                   |     |     |  |  |

This register sets the end timing value for the LED2 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] LED2CONVEND[15:0]: LED2 convert end count

> The contents of this register can be used to position the end of the LED2 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# ALED2CONVST: LED2 Ambient Convert Start Count Register (Address = 0Fh, Reset Value = 0000h)

| D23 | D22               | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14               | D13 | D12 |  |  |
|-----|-------------------|-----|-----|-----|-----|-----|-----|-----|-------------------|-----|-----|--|--|
| 0   | 0                 | 0   | 0   | 0   | 0   | 0   | 0   |     | ALED2CONVST[15:0] |     |     |  |  |
| D11 | D10               | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                | D1  | D0  |  |  |
|     | ALED2CONVST[15:0] |     |     |     |     |     |     |     |                   |     |     |  |  |

This register sets the start timing value for the ambient LED2 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED2CONVST[15:0]: LED2 ambient convert start count

> The contents of this register can be used to position the start of the LED2 ambient conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the Using the Timer Module section for details.

# ALED2CONVEND: LED2 Ambient Convert End Count Register (Address = 10h, Reset Value = 0000h)

| D23                | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14                | D13 | D12 |  |
|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|--------------------|-----|-----|--|
| 0                  | 0   | 0   | 0   | 0   | 0   | 0   | 0   |     | ALED2CONVEND[15:0] |     |     |  |
| D11                | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                 | D1  | D0  |  |
| ALED2CONVEND[15:0] |     |     |     |     |     |     |     |     |                    |     |     |  |

This register sets the end timing value for the ambient LED2 conversion.

Bits D[23:16] Must be '0'

Copyright © 2012-2013, Texas Instruments Incorporated

Bits D[15:0] ALED2CONVEND[15:0]: LED2 ambient convert end count

> The contents of this register can be used to position the end of the LED2 ambient conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.



| D23 D22 D21 D20 D19 D18 D17 D16 D1 | 5 D14 D13 D12    |  |  |  |  |  |  |  |  |  |  |  |
|------------------------------------|------------------|--|--|--|--|--|--|--|--|--|--|--|
| 0 0 0 0 0 0 0 0                    | LED1CONVST[15:0] |  |  |  |  |  |  |  |  |  |  |  |
|                                    |                  |  |  |  |  |  |  |  |  |  |  |  |
| D11 D10 D9 D8 D7 D6 D5 D4 D3       | B D2 D1 D0       |  |  |  |  |  |  |  |  |  |  |  |
| LED1CONVST[15:0]                   |                  |  |  |  |  |  |  |  |  |  |  |  |

This register sets the start timing value for the LED1 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] LED1CONVST[15:0]: LED1 convert start count

The contents of this register can be used to position the start of the LED1 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# LED1CONVEND: LED1 Convert End Count Register (Address = 12h, Reset Value = 0000h)

| D23 | D22               | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 D13 D12       |  |  |  |  |  |
|-----|-------------------|-----|-----|-----|-----|-----|-----|-----|-------------------|--|--|--|--|--|
| 0   | 0                 | 0   | 0   | 0   | 0   | 0   | 0   |     | LED1CONVEND[15:0] |  |  |  |  |  |
|     |                   |     |     |     |     |     |     |     |                   |  |  |  |  |  |
| D11 | D10               | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2 D1 [           |  |  |  |  |  |
|     | LED1CONVEND[15:0] |     |     |     |     |     |     |     |                   |  |  |  |  |  |

This register sets the end timing value for the LED1 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] LED1CONVEND[15:0]: LED1 convert end count

The contents of this register can be used to position the end of the LED1 conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

# ALED1CONVST: LED1 Ambient Convert Start Count Register (Address = 13h, Reset Value = 0000h)

| D23 | D22               | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14               | D13 | D12 |  |  |
|-----|-------------------|-----|-----|-----|-----|-----|-----|-----|-------------------|-----|-----|--|--|
| 0   | 0                 | 0   | 0   | 0   | 0   | 0   | 0   |     | ALED1CONVST[15:0] |     |     |  |  |
| D11 | D10               | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                | D1  | D0  |  |  |
|     | ALED1CONVST[15:0] |     |     |     |     |     |     |     |                   |     |     |  |  |

This register sets the start timing value for the ambient LED1 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED1CONVST[15:0]: LED1 ambient convert start count

The contents of this register can be used to position the start of the LED1 ambient conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

| ALED | ALED1CONVEND: LED1 Ambient Convert End Count Register (Address = 14h, Reset Value = 0000h) |     |     |     |     |     |     |     |          |            |     |  |  |  |
|------|--|-----|-----|-----|-----|-----|-----|-----|----------|------------|-----|--|--|--|
| D23  | D22  | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14      | D13        | D12 |  |  |  |
| 0    | 0  | 0   | 0   | 0   | 0   | 0   | 0   |     | ALED1CON | VEND[15:0] |     |  |  |  |
| D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2       | D1         | D0  |  |  |  |
|      | ALED1CONVEND[15:0]   |     |     |     |     |     |     |     |          |            |     |  |  |  |

This register sets the end timing value for the ambient LED1 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED1CONVEND[15:0]: LED1 ambient convert end count

> The contents of this register can be used to position the end of the LED1 ambient conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

### ADCRSTSTCT0: ADC Reset 0 Start Count Register (Address = 15h, Reset Value = 0000h)

| D23 | D22               | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14               | D13 | D12 |  |  |
|-----|-------------------|-----|-----|-----|-----|-----|-----|-----|-------------------|-----|-----|--|--|
| 0   | 0                 | 0   | 0   | 0   | 0   | 0   | 0   |     | ADCRSTSTCT0[15:0] |     |     |  |  |
|     |                   |     |     |     |     |     |     |     |                   |     |     |  |  |
| D11 | D10               | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                | D1  | D0  |  |  |
|     | ADCRSTSTCT0[15:0] |     |     |     |     |     |     |     |                   |     |     |  |  |

This register sets the start position of the ADC0 reset conversion signal.

Bits D[23:16] Must be '0'

Bits D[15:0] ADCRSTSTCT0[15:0]: ADC RESET 0 start count

> The contents of this register can be used to position the start of the ADC reset conversion signal (default value after reset is 0000h). Refer to the Using the Timer Module section for details.

# ADCRSTENDCT0: ADC Reset 0 End Count Register (Address = 16h, Reset Value = 0000h)

| D23 | D22                | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14                | D13 | D12 |  |  |
|-----|--------------------|-----|-----|-----|-----|-----|-----|-----|--------------------|-----|-----|--|--|
| 0   | 0                  | 0   | 0   | 0   | 0   | 0   | 0   |     | ADCRSTENDCT0[15:0] |     |     |  |  |
| D11 | D10                | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                 | D1  | D0  |  |  |
|     | ADCRSTENDCT0[15:0] |     |     |     |     |     |     |     |                    |     |     |  |  |

This register sets the end position of the ADC0 reset conversion signal.

Bits D[23:16] Must be '0'

Copyright © 2012-2013, Texas Instruments Incorporated

Bits D[15:0] ADCRSTENDCT0[15:0]: ADC RESET 0 end count

> The contents of this register can be used to position the end of the ADC reset conversion signal (default value after reset is 0000h). Refer to the Using the Timer Module section for details.



| ADCRSTSTCT1: ADC Reset 1 Start | Count Register (Address | s = 17h, Reset Value = 0000h) |
|--------------------------------|-------------------------|-------------------------------|
|                                |                         |                               |

| D23 | D22               | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14               | D13 | D12 |  |
|-----|-------------------|-----|-----|-----|-----|-----|-----|-----|-------------------|-----|-----|--|
| 0   | 0                 | 0   | 0   | 0   | 0   | 0   | 0   |     | ADCRSTSTCT1[15:0] |     |     |  |
| D11 | D10               | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                | D1  | D0  |  |
|     | ADCRSTSTCT1[15:0] |     |     |     |     |     |     |     |                   |     |     |  |

This register sets the start position of the ADC1 reset conversion signal.

Bits D[23:16] Must be '0'

Bits D[15:0] ADCRSTSTCT1[15:0]: ADC RESET 1 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

## ADCRSTENDCT1: ADC Reset 1 End Count Register (Address = 18h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18     | D17        | D16 | D15 | D14                          | D13 | D12 |  |
|-----|-----|-----|-----|-----|---------|------------|-----|-----|------------------------------|-----|-----|--|
| 0   | 0   | 0   | 0   | 0   | 0       | 0          | 0   |     | ADCRSTENDCT1[15:0]           |     |     |  |
| D11 | D10 | D9  | D8  | D7  | D6      | D5         | D4  | D3  | ADCRSTENDCT1[15:0]  D2 D1 D0 |     |     |  |
|     |     |     |     |     | ADCRSTE | NDCT1[15:0 | ]   |     |                              |     |     |  |

This register sets the end position of the ADC1 reset conversion signal.

Bits D[23:16] Must be '0'

Bits D[15:0] ADCRSTENDCT1[15:0]: ADC RESET 1 end count

The contents of this register can be used to position the end of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

# ADCRSTSTCT2: ADC Reset 2 Start Count Register (Address = 19h, Reset Value = 0000h)

| D23 | D22               | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14               | D13 | D12 |  |  |  |
|-----|-------------------|-----|-----|-----|-----|-----|-----|-----|-------------------|-----|-----|--|--|--|
| 0   | 0                 | 0   | 0   | 0   | 0   | 0   | 0   |     | ADCRSTSTCT2[15:0] |     |     |  |  |  |
|     | _                 |     |     | _   |     |     | _   | _   |                   |     | _   |  |  |  |
| D11 | D10               | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                | D1  | D0  |  |  |  |
|     | ADCRSTSTCT2[15:0] |     |     |     |     |     |     |     |                   |     |     |  |  |  |

This register sets the start position of the ADC2 reset conversion signal.

Bits D[23:16] Must be '0'

Bits D[15:0] ADCRSTSTCT2[15:0]: ADC RESET 2 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.



# ADCRSTENDCT2: ADC Reset 2 End Count Register (Address = 1Ah, Reset Value = 0000h)

| D23 | D22                | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14                | D13 | D12 |  |  |
|-----|--------------------|-----|-----|-----|-----|-----|-----|-----|--------------------|-----|-----|--|--|
| 0   | 0                  | 0   | 0   | 0   | 0   | 0   | 0   |     | ADCRSTENDCT2[15:0] |     |     |  |  |
| D11 | D10                | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2                 | D1  | D0  |  |  |
|     | ADCRSTENDCT2[15:0] |     |     |     |     |     |     |     |                    |     |     |  |  |

This register sets the end position of the ADC2 reset conversion signal.

Bits D[23:16] Must be '0'

Bits D[15:0] ADCRSTENDCT2[15:0]: ADC RESET 2 end count

> The contents of this register can be used to position the end of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

#### ADCRSTSTCT3: ADC Reset 3 Start Count Register (Address = 1Bh, Reset Value = 0000h)

| D23 | D22               | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14                         | D13 | D12 |  |  |
|-----|-------------------|-----|-----|-----|-----|-----|-----|-----|-----------------------------|-----|-----|--|--|
| 0   | 0                 | 0   | 0   | 0   | 0   | 0   | 0   |     | ADCRSTSTCT3[15:0]           |     |     |  |  |
| D11 | D10               | D9  | D8  | D7  | D6  | D5  | D4  | D3  | ADCRSTSTCT3[15:0]  D2 D1 D0 |     |     |  |  |
|     | ADCRSTSTCT3[15:0] |     |     |     |     |     |     |     |                             |     |     |  |  |

This register sets the start position of the ADC3 reset conversion signal.

Bits D[23:16] Must be '0'

Bits D[15:0] ADCRSTSTCT3[15:0]: ADC RESET 3 start count

> The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

# ADCRSTENDCT3: ADC Reset 3 End Count Register (Address = 1Ch, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18     | D17        | D16 | D15 | D14 D13 D12        |    |    |  |  |
|-----|-----|-----|-----|-----|---------|------------|-----|-----|--------------------|----|----|--|--|
| 0   | 0   | 0   | 0   | 0   | 0       | 0          | 0   |     | ADCRSTENDCT3[15:0] |    |    |  |  |
| -   |     |     |     |     |         |            |     |     |                    |    |    |  |  |
| D11 | D10 | D9  | D8  | D7  | D6      | D5         | D4  | D3  | D2                 | D1 | D0 |  |  |
|     |     |     |     |     | ADCRSTE | NDCT3[15:0 |     |     |                    |    |    |  |  |

This register sets the end position of the ADC3 reset conversion signal.

Bits D[23:16] Must be '0'

Bits D[15:0] ADCRSTENDCT3[15:0]: ADC RESET 3 end count

> The contents of this register can be used to position the end of the ADC reset conversion signal (default value after reset is 0000h). Refer to the Using the Timer Module section for details.



|     |                |     | •   |     |     | •   |     | •   |        |           | ,   |  |  |
|-----|----------------|-----|-----|-----|-----|-----|-----|-----|--------|-----------|-----|--|--|
| D23 | D22            | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14    | D13       | D12 |  |  |
| 0   | 0              | 0   | 0   | 0   | 0   | 0   | 0   |     | PRPCOL | JNT[15:0] |     |  |  |
|     |                |     |     |     |     |     |     |     |        |           |     |  |  |
| D11 | D10            | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2     | D1        | D0  |  |  |
|     | PRPCOUNT[15:0] |     |     |     |     |     |     |     |        |           |     |  |  |

This register sets the device pulse repetition period count.

Bits D[23:16] Must be '0'

Bits D[15:0] PRPCOUNT[15:0]: Pulse repetition period count

The contents of this register can be used to set the pulse repetition period (in number of clock cycles of the 4-MHz clock). The PRPCOUNT value must be set in the range of 800 to 64000. Values below 800 do not allow sufficient sample time for the four samples; see the Electrical Characteristics table.

# CONTROL1: Control Register 1 (Address = 1Eh, Reset Value = 0000h)

| D23 | D22            | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |
|-----|----------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0   | 0              | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| D44 | D40            | Do  | Do  | D.7 | Do  | Dr  | D.4 | Do  | Do  | D4  | Do  |
| D11 | D10            | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| Cl  | CLKALMPIN[2:0] |     |     | 0   | 0   | 0   | 0   | 0   | 0   | 1   | 0   |

This register configures the clock alarm pin and timer.

Bits D[23:12] Must be '0'

Bits D[11:9] CLKALMPIN[2:0]: Clocks on ALM pins

Internal clocks can be brought to the PD\_ALM and LED\_ALM pins for monitoring.

Note that the ALMPINCLKEN register bit must be set before using this register bit. Table 6

defines the settings for the two alarm pins.

Bit D8 TIMEREN: Timer enable

0 = Timer module is disabled and all internal clocks are off (default after reset)

1 = Timer module is enabled

Bits D[7:2] Must be '0'
Bit D1 Must be '1'
Bit D0 Must be '0'

# Table 6. PD\_ALM and LED\_ALM Pin Settings

| CLKALMPIN[2:0] | PD_ALM PIN SIGNAL         | LED_ALM PIN SIGNAL        |
|----------------|---------------------------|---------------------------|
| 000            | Sample LED2 pulse         | Sample LED1 pulse         |
| 001            | LED2 LED pulse            | LED1 LED pulse            |
| 010            | Sample LED2 ambient pulse | Sample LED1 ambient pulse |
| 011            | LED2 convert              | LED1 convert              |
| 100            | LED2 ambient convert      | LED1 ambient convert      |
| 101            | No output                 | No output                 |
| 110            | No output                 | No output                 |
| 111            | No output                 | No output                 |



|     |     |     | _   |     |     | •   |     | •   |     | •   |     |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| ווט | D10 | Da  | D0  | וט  | D0  | D3  | D4  | D3  | DZ  | וט  | D0  |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

This register is a spare register and is reserved for future use.

Bits D[23:0] Must be '0'

# TIAGAIN: Transimpedance Amplifier Gain Setting Register (Address = 20h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|     |     |     |     |     |     |     |     |     |     |     |     |
| D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

This register is reserved for factory use.

Bits D[23:0] Must be '0'



# TIA\_AMB\_GAIN: Transimpedance Amplifier and Ambient Cancellation Stage Gain Register (Address = 21h, Reset Value = 0000h)

| D23 | D22 | D21        | D20 | D19 | D18  | D17        | D16 | D15 | D14          | D13        | D12 |
|-----|-----|------------|-----|-----|------|------------|-----|-----|--------------|------------|-----|
| 0   | 0   | 0          | 0   |     | AMBD | AC[3:0]    |     | 0   | STAGE2<br>EN | 0          | 0   |
| D11 | D10 | D9         | D8  | D7  | D6   | D5         | D4  | D3  | D2           | D1         | D0  |
| 0   | S   | TG2GAIN[2: | :0] |     | (    | CF_LED[4:0 | ]   |     | R            | RF_LED[2:0 | ]   |

This register configures the ambient light cancellation amplifier gain, cancellation current, and filter corner frequency.

Bits D[23:20] Must be '0'

Bits D[19:16] AMBDAC[3:0]: Ambient DAC value

These bits set the value of the cancellation current.

| 0000 = 0 μA (default after reset) | 1000 = 8 μA       |
|-----------------------------------|-------------------|
| $0001 = 1 \mu A$                  | $1001 = 9 \mu A$  |
| $0010 = 2 \mu A$                  | $1010 = 10 \mu A$ |
| $0011 = 3 \mu A$                  | 1011 = Do not use |
| $0100 = 4 \mu A$                  | 1100 = Do not use |
| $0101 = 5 \mu A$                  | 1101 = Do not use |
| $0110 = 6 \mu A$                  | 1110 = Do not use |
| $0111 = 7 \mu A$                  | 1111 = Do not use |

Bit D15 Must be '0'

Bit D14 STAGE2EN: Stage 2 enable

0 = Stage 2 is bypassed (default after reset)

1 = Stage 2 is enabled with the gain value specified by the STG2GAIN[2:0] bits

Bits D[13:11] Must be '0'

Bits D[10:8] STG2GAIN[2:0]: Stage 2 gain setting

000 = 0 dB, or linear gain of 1 (default after reset)

001 = 3.5 dB, or linear gain of 1.5 010 = 6 dB, or linear gain of 2 011 = 9.5 dB, or linear gain of 3 100 = 12 dB, or linear gain of 4 101 = Do not use

101 = Do not use 110 = Do not use 111 = Do not use

Bits D[7:3]  $CF_LED[4:0]$ : Program  $C_F$  for LEDs

00000 = 5 pF (default after reset) 00100 = 25 pF + 5 pF 00001 = 5 pF + 5 pF 01000 = 50 pF + 5 pF 00010 = 15 pF + 5 pF 10000 = 150 pF + 5 pF

Note that any combination of these  $C_F$  settings is also supported by setting multiple bits to '1'. For example, to obtain  $C_F = 100 \text{ pF}$ , set D[7:3] = 01111.

Bits D[2:0] RF\_LED[2:0]: Program R<sub>F</sub> for LEDs

 $\begin{array}{lll} 000 = 500 \; k\Omega & 100 = 25 \; k\Omega \\ 001 = 250 \; k\Omega & 101 = 10 \; k\Omega \\ 010 = 100 \; k\Omega & 110 = 1 \; M\Omega \\ 011 = 50 \; k\Omega & 111 = None \end{array}$ 

Submit Documentation Feedback



|     | -    |        | ,        |     | · • • • • • • • • • • • • • • • • • • • | , .u.u. 000 – | ,   |     |           | ,   |     |  |  |
|-----|------|--------|----------|-----|---|---------------|-----|-----|-----------|-----|-----|--|--|
| D23 | D22  | D21    | D20      | D19 | D18                                     | D17           | D16 | D15 | D14       | D13 | D12 |  |  |
| 0   | 0    | 0      | 0        | 0   | 0                                       | LEDCUR<br>OFF | 1   |     | LED1[7:0] |     |     |  |  |
| D11 | D10  | D9     | D8       | D7  | D6                                      | D5            | D4  | D3  | D2        | D1  | D0  |  |  |
|     | LED' | 1[7:0] | <u>'</u> |     | LED2[7:0]                               |               |     |     |           |     |     |  |  |

This register sets the LED current range and the LED1 and LED2 drive current.

Bits D[23:18] Must be '0'

Bit D17 LEDCUROFF: Turns the LED current source on or off

0 = On (50 mA)

1 = Off

Bit D16 Must be '1'

Bits D[15:8] LED1[7:0]: Program LED current for LED1 signal

Use these register bits to specify the LED current setting for LED1 (default after reset is

00h).

The nominal value of the LED current is given by Equation 3, where the full-scale LED

current is 50 mA.

Bits D[7:0] LED2[7:0]: Program LED current for LED2 signal

Use these register bits to specify the LED current setting for LED2 (default after reset is

00h).

The nominal value of LED current is given by Equation 4, where the full-scale LED current is

0 mA

 $\frac{\text{LED1[7:0]}}{\text{256}} \times \text{Full-Scale Current}$ 

(3)

LED2[7:0] × Full-Scale Current

(4)



|              | CONTROL2: Control Register 2 (Address = 23h, Reset Value = 0000h) |             |     |     |     |     |     |     |       |       |        |  |  |  |  |
|--------------|---|-------------|-----|-----|-----|-----|-----|-----|-------|-------|--------|--|--|--|--|
| D23          | D22   | D21         | D20 | D19 | D18 | D17 | D16 | D15 | D14   | D13   | D12    |  |  |  |  |
| 0            | 0   | 0           | 0   | 0   | 0   | 1   | 0   | 0   | 0     | 0     | 0      |  |  |  |  |
| D11          | D10   | D9          | D8  | D7  | D6  | D5  | D4  | D3  | D2    | D1    | D0     |  |  |  |  |
| TXBRG<br>MOD | DIGOUT_<br>TRI<br>STATE   | XTAL<br>DIS | 1   | 0   | 0   | 0   | 0   | 0   | PDNTX | PDNRX | PDNAFE |  |  |  |  |

This register controls the LED transmitter, crystal, and the AFE, transmitter, and receiver power modes.

Bits D[23:18] Must be '0'
Bit D17 Must be '1'
Bits D[16:12] Must be '0'

Bit D11 TXBRGMOD: Tx bridge mode

0 = LED driver is configured as an H-bridge (default after reset)

1 = LED driver is configured as a push-pull

Bit D10 DIGOUT\_TRISTATE: Digital output 3-state mode

This bit determines the state of the device digital output pins, including the clock output pin and SPI output pins. In order to avoid loading the SPI bus when multiple devices are connected, this bit must be set to '1' (3-state mode) whenever the device SPI is inactive.

0 = Normal operation (default)

1 = 3-state mode

Bit D9 XTALDIS: Crystal disable mode

0 = The crystal module is enabled; the 8-MHz crystal must be connected to the XIN and

**XOUT** pins

1 = The crystal module is disabled; an external 8-MHz clock must be applied to the XIN pin

Bit D8 Must be '1'
Bits D[7:3] Must be '0'

Bit D2 PDN TX: Tx power-down

0 = The Tx is powered up (default after reset)1 = Only the Tx module is powered down

Bit D1 PDN RX: Rx power-down

0 = The Rx is powered up (default after reset)1 = Only the Rx module is powered down

Bit D0 PDN AFE: AFE power-down

0 = The AFE is powered up (default after reset)

1 = The entire AFE is powered down (including the Tx, Rx, and diagnostics blocks)

# SPARE2: SPARE2 Register For Future Use (Address = 24h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| _   |     | _   | _   |     |     |     | _   | _   | _   | _   |     |
| D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

This register is a spare register and is reserved for future use.

Bits D[23:0] Must be '0'

|     | SPARE3: SPARE3 Register For Future Use (Address = 25h, Reset Value = 0000h) |     |     |     |     |     |     |     |     |     |     |  |  |  |
|-----|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|--|--|
| D23 | D22   | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |  |  |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |  |
| D11 | D10   | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |  |  |  |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |  |

This register is a spare register and is reserved for future use.

#### Bits D[23:0] Must be '0'

# SPARE4: SPARE4 Register For Future Use (Address = 26h, Reset Value = 0000h)

| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| D11 | D10 | D9  | Dβ  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
|     |     |     |     |     | _   |     |     |     |     |     |     |
| 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

This register is a spare register and is reserved for future use.

#### Bits D[23:0] Must be '0'

# RESERVED1: RESERVED1 Register For Factory Use Only (Address = 27h, Reset Value = XXXXh)

| D23              | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |
|------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| X <sup>(1)</sup> | Х   | Χ   | Х   | Х   | Х   | Х   | Х   | Χ   | Χ   | Х   | X   |
|                  |     |     |     |     |     |     |     |     |     |     |     |
| D11              | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| Х                | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   |

<sup>(1)</sup> X = don't care.

This register is reserved for factory use. Readback values vary between devices.

# RESERVED2: RESERVED2 Register For Factory Use Only (Address = 28h, Reset Value = XXXXh)

| D23              | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |
|------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| X <sup>(1)</sup> | Χ   | Χ   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   | Х   |
|                  |     | •   |     |     |     |     |     |     |     | •   |     |
| D11              | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| X                | Х   | Χ   | Х   | Х   | Х   | Х   | X   | Х   | Х   | Х   | X   |

<sup>(1)</sup> X = don't care.

This register is reserved for factory use. Readback values vary between devices.



| ALARM: Alarm Register (Address = 29h, Reset Value = 0000h) |     |     |     |                 |     |     |     |     |     |     |     |  |  |
|--|-----|-----|-----|-----------------|-----|-----|-----|-----|-----|-----|-----|--|--|
| D23  | D22 | D21 | D20 | D19             | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |  |
| 0  | 0   | 0   | 0   | 0               | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |
| D11  | D10 | D9  | D8  | D7              | D6  | D5  | D4  | D3  | D2  | D1  | D0  |  |  |
| 0  | 0   | 0   | 0   | ALMPIN<br>CLKEN | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |

This register controls the Alarm pin functionality.

Bits D[23:8] Must be '0'

Bit D7 ALMPINCLKEN: Alarm pin clock enable

0 = Disables the monitoring of internal clocks; the PD\_ALM and LED\_ALM pins function as diagnostic fault alarm output pins (default after reset)

1 = Enables the monitoring of internal clocks; these clocks can be brought out on PD\_ALM and LED\_ALM selectively (depending on the value of the CLKALMPIN[2:0] register bits).

Bits D[6:0] Must be '0'

## LED2VAL: LED2 Digital Sample Value Register (Address = 2Ah, Reset Value = 0000h)

| D23           | D22           | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |  |
|---------------|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|--|
| LED2VAL[23:0] |               |     |     |     |     |     |     |     |     |     |     |  |  |
| _             |               |     |     | _   | _   | _   | _   | _   | _   | _   |     |  |  |
| D11           | D10           | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |  |  |
|               | LED2VAL[23:0] |     |     |     |     |     |     |     |     |     |     |  |  |

# Bits D[23:0] LED2VAL[23:0]: LED2 digital value

This register contains the digital value of the latest LED2 sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

#### ALED2VAL: Ambient LED2 Digital Sample Value Register (Address = 2Bh, Reset Value = 0000h)

| D23            | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |
|----------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|
| ALED2VAL[23:0] |     |     |     |     |     |     |     |     |     |     |     |  |
| D11            | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |  |
| ALED2VAL[23:0] |     |     |     |     |     |     |     |     |     |     |     |  |

### Bits D[23:0] ALED2VAL[23:0]: LED2 ambient digital value

This register contains the digital value of the latest LED2 ambient sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

#### SBASSOTI -BECEINBER 2012-REVIGED GOTGBER 2013

|               | LED1VAL: LED1 Digital Sample Value Register (Address = 2Ch, Reset Value = 0000h) |     |     |     |     |     |     |     |     |     |     |  |  |  |
|---------------|--|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|--|--|
| D23           | D22  | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |  |  |
| LED1VAL[23:0] |  |     |     |     |     |     |     |     |     |     |     |  |  |  |
| D44           |  |     |     |     |     |     |     |     |     |     |     |  |  |  |
| ווע           | D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0  |     |     |     |     |     |     |     |     |     |     |  |  |  |
|               | LED1VAL[23:0]  |     |     |     |     |     |     |     |     |     |     |  |  |  |

# Bits D[23:0] LED1VAL[23:0]: LED1 digital value

This register contains the digital value of the latest LED1 sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

### ALED1VAL: Ambient LED1 Digital Sample Value Register (Address = 2Dh, Reset Value = 0000h)

| D23 | D22            | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |  |
|-----|----------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|--|
|     | ALED1VAL[23:0] |     |     |     |     |     |     |     |     |     |     |  |  |
| D11 | D10            | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |  |  |
| ווט | סוט            | Da  | DO  | וט  | DO  | DJ  | D4  | DJ  | DZ  | וט  | D0  |  |  |
|     | ALED1VAL[23:0] |     |     |     |     |     |     |     |     |     |     |  |  |

# Bits D[23:0] ALED1VAL[23:0]: LED1 ambient digital value

This register contains the digital value of the latest LED1 ambient sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

# LED2-ALED2VAL: LED2-Ambient LED2 Digital Sample Value Register (Address = 2Eh, Reset Value = 0000h)

| D23                 | D22                 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |  |
|---------------------|---------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|--|--|
| LED2-ALED2VAL[23:0] |                     |     |     |     |     |     |     |     |     |     |     |  |  |
| D11                 | D10                 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |  |  |
|                     | LED2-ALED2VAL[23:0] |     |     |     |     |     |     |     |     |     |     |  |  |

# Bits D[23:0] LED2-ALED2VAL[23:0]: (LED2 – LED2 ambient) digital value

This register contains the digital value of the LED2 sample after the LED2 ambient is subtracted. The host processor must readout this register before the next sample is converted by the AFE.

Note that this value is inverted when compared to waveforms shown in many publications.

# LED1-ALED1VAL: LED1-Ambient LED1 Digital Sample Value Register (Address = 2Fh, Reset Value = 0000h)

| D23                 | D22                 | D21 | D20 | D19       | D18 | D17 | D16 | D15 | D14 | D13 | D12 |  |  |
|---------------------|---------------------|-----|-----|-----------|-----|-----|-----|-----|-----|-----|-----|--|--|
| LED1-ALED1VAL[23:0] |                     |     |     |           |     |     |     |     |     |     |     |  |  |
| D11                 | D10                 | D9  | D8  | D7        | D6  | D5  | D4  | D3  | D2  | D1  | D0  |  |  |
|                     | D10                 | D3  | D0  | <i>D1</i> | D0  | D3  | דט  | D3  | DZ  | וט  | D0  |  |  |
|                     | LED1-ALED1VAL[23:0] |     |     |           |     |     |     |     |     |     |     |  |  |

# Bits D[23:0] LED1-ALED1VAL[23:0]: (LED1 – LED1 ambient) digital value

This register contains the digital value of the LED1 sample after the LED1 ambient is subtracted from it. The host processor must readout this register before the next sample is converted by the AFE.

Note that this value is inverted when compared to waveforms shown in many publications.



| DIAG: Diagnostics Flag Register (Address = 30h, Reset Value = 0000h) |              |              |       |               |               |      |      |              |              |              |              |  |  |  |
|--|--------------|--------------|-------|---------------|---------------|------|------|--------------|--------------|--------------|--------------|--|--|--|
| D23  | D22          | D21          | D20   | D19           | D18           | D17  | D16  | D15          | D14          | D13          | D12          |  |  |  |
| 0  | 0            | 0            | 0     | 0             | 0             | 0    | 0    | 0            | 0            | 0            | PD_ALM       |  |  |  |
| D11  | D10          | D9           | D8    | D7            | D6            | D5   | D4   | D3           | D2           | D1           | D0           |  |  |  |
| LED_<br>ALM  | LED1<br>OPEN | LED2<br>OPEN | LEDSC | OUTPSH<br>GND | OUTNSH<br>GND | PDOC | PDSC | INNSC<br>GND | INPSC<br>GND | INNSC<br>LED | INPSC<br>LED |  |  |  |

This register is read only. This register contains the status of all diagnostic flags at the end of the diagnostics sequence. The end of the diagnostics sequence is indicated by the signal going high on DIAG\_END pin.

Bits D[23:13] Read only

Bit D12 PD\_ALM: Power-down alarm status diagnostic flag

This bit indicates the status of PD\_ALM (and the PD\_ALM pin).

0 = No fault (default after reset)

1 = Fault present

Bit D11 LED\_ALM: LED alarm status diagnostic flag

This bit indicates the status of LED\_ALM (and the LED\_ALM pin).

0 = No fault (default after reset)

1 = Fault present

Bit D10 LED1OPEN: LED1 open diagnostic flag

This bit indicates that LED1 is open. 0 = No fault (default after reset)

1 = Fault present

Bit D9 LED2OPEN: LED2 open diagnostic flag

This bit indicates that LED2 is open. 0 = No fault (default after reset)

1 = Fault present

Bit D8 LEDSC: LED short diagnostic flag

This bit indicates an LED short. 0 = No fault (default after reset)

1 = Fault present

Bit D7 OUTPSHGND: OUTP to GND diagnostic flag

This bit indicates that OUTP is shorted to the GND cable.

0 = No fault (default after reset)

1 = Fault present

Bit D6 OUTNSHGND: OUTN to GND diagnostic flag

This bit indicates that OUTN is shorted to the GND cable.

0 = No fault (default after reset)

1 = Fault present

Bit D5 PDOC: PD open diagnostic flag

This bit indicates that PD is open. 0 = No fault (default after reset)

1 = Fault present

Bit D4 PDSC: PD short diagnostic flag

This bit indicates a PD short. 0 = No fault (default after reset)

1 = Fault present



Bit D3 INNSCGND: INN to GND diagnostic flag

This bit indicates a short from the INN pin to the GND cable.

0 = No fault (default after reset)

1 = Fault present

Bit D2 INPSCGND: INP to GND diagnostic flag

This bit indicates a short from the INP pin to the GND cable.

0 = No fault (default after reset)

1 = Fault present

Bit D1 INNSCLED: INN to LED diagnostic flag

This bit indicates a short from the INN pin to the LED cable.

0 = No fault (default after reset)

1 = Fault present

Bit D0 INPSCLED: INP to LED diagnostic flag

This bit indicates a short from the INP pin to the LED cable.

0 = No fault (default after reset)

1 = Fault present

Product Folder Links: AFE4400

Copyright © 2012-2013, Texas Instruments Incorporated



# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Cł       | hanges from Revision E (October 2013) to Revision F  | Page |
|----------|--|------|
| •        | Changed footnote 1 in Recommended Operating Conditions table   | 3    |
| •        | Changed LED_DRV_SUP parameter in Recommended Operating Conditions table  | 3    |
| •        | Changed TXM to TXN in V <sub>LED</sub> footnote of Recommended Operating Conditions table  | 3    |
| •        | Changed Transmitter, Voltage on TXP (or TXN) pin parameter in Electrical Characteristics table   |      |
| <u>.</u> | Changed Figure 51 (changed TXP and TXN pin names, deleted LED 1 and LED 2 pin names)   | 37   |
| Cł       | hanges from Revision D (May 2013) to Revision E  | Page |
| •        | Deleted chip graphic   | 1    |
| •        | Changed 1st sub-bullet of 3rd Features bullet  |      |
| •        | Changed last sub-bullet of Supplies Features bullet  |      |
| •        | Updated front page graphic   |      |
| •        | Changed Tx Power Supply column in Family and Ordering Information table  | 2    |
| •        | Changed TX_CTRL_SUP value in Recommended Operating Conditions table  | 3    |
| •        | Changed conditions for Electrical Characteristics table  |      |
| •        | Changed Performance, PRF parameter minimum specification in Electrical Characteristics table   | 4    |
| •        | Deleted Performance, I <sub>IN_FS</sub> parameter from Electrical Characteristics table  |      |
| •        | Changed Performance, CMRR parameter in Electrical Characteristics table  |      |
| •        | Changed Performance (Full-Signal Chain), <i>Total integrated noise current</i> and <i>N<sub>FB</sub></i> parameter test conditions in Electrical Characteristics table | 4    |
| •        | Changed Receiver Functional Block Level Specification, <i>Total integrated noise current</i> parameter test conditions i Electrical Characteristics table              |      |
| •        | Changed Ambient Cancellation Stage, Gain parameter in Electrical Characteristics table   | 5    |
| •        | Added Low-Pass Filter, Filter settling time parameter to Electrical Characteristics table  | 5    |
| •        | Changed Diagnostics, Duration of diagnostics state machine parameter unit value in Electrical Characteristics tab  | le 5 |
| •        | Changed External Clock, Maximum allowable external clock jitter parameter in Electrical Characteristics table  | 6    |
| •        | Changed TX_REF description in Pin Descriptions table   | 11   |
| •        | Updated Figure 6 to Figure 8   | 12   |
| •        | Updated Figure 9 to Figure 14  | 12   |
| •        | Updated Figure 15 to Figure 17   | 13   |
| •        | Updated Figure 29 and Figure 30  | 16   |
| •        | Updated Figure 32  | 17   |
| •        | Updated Figure 33  |      |
| •        | Changed second sentence in second paragraph of Receiver Front-End section  | 18   |
| •        | Changed third paragraph of Receiver Front-End section  | 18   |
| •        | Changed second paragraph of Ambient Cancellation Scheme section  | 20   |
| •        | Added last paragraph and Table 2 to Ambient Cancellation Scheme section  | 21   |
| •        | Updated Figure 36  | 22   |
| •        | Updated Figure 38  | 24   |
| •        | Added footnote 1 to Table 3  | 26   |
| •        | Changed example column in Table 3  | 26   |
| •        | Added last sentence to third column of row t <sub>13</sub> in Table 3  | 26   |
| •        | Deleted last sentence from third column of row t <sub>14</sub> in Table 3  | 26   |



# SBAS601F - DECEMBER 2012 - REVISED OCTOBER 2013

| •                             | Figure 41   | 27 |
|-------------------------------|---|----|
|                               |   |    |
| <ul> <li>Updated F</li> </ul> | Figure 42   | 28 |
| • Changed                     | second paragraph of the ADC Operation and Averaging Module section                              | 29 |
| • Updated F                   | Figure 43   | 29 |
| • Changed                     | Operation section title and first sentence  | 29 |
| Changed I                     | last sentence of the Operation With Averaging section   | 29 |
| • Updated F                   | Figure 44   | 30 |
| • Updated F                   | Figure 45   | 31 |
| • Changed                     | entire Transmit Section   | 32 |
| Changed I                     | last paragraph of Diagnostics Module section  | 39 |
| Added firs                    | st and last sentence to Writing Data section  | 40 |
| • Changed                     | second to last sentence in Writing Data section   | 40 |
| Added firs                    | st and last sentence to Reading Data section  | 41 |
| • Changed                     | second to last sentence in Reading Data section   | 41 |
| Added Mu                      | ultiple Data Reads and Writes section   | 42 |
| Added las                     | st sentence to the AFE SPI Interface Design Considerations section                              | 43 |
| Added Re                      | egister Control column to Table 5   | 44 |
| Changed in                    | name of ADCRSTSTCT0 register (address 15h) in Table 5   | 44 |
| Changed I                     | bit D10 in CONTROL2 row of Table 5  | 45 |
| Changed                       | CONTROL0 paragraph description  | 46 |
| Added not                     | te to bit D2 description of CONTROL0 register   | 46 |
| • Corrected                   | bit names in ADCRSTSTCT0 register   | 53 |
| Changed                       | PRPCOUNT[15:0] (bits D[15:0]) description of PRPCOUNT register                                  | 56 |
| Changed in                    | note within CLKALMPIN[2:0] (bits D[11:9]) description of CONTROL1 register                      | 56 |
| • Changed                     | second and third columns of Table 6   | 56 |
| <ul> <li>Changed</li> </ul>   | 001 and 011 bit settings for the STG2GAIN[2:0] bits (bits D[10:8]) in the TIA_AMB_GAIN register | 58 |
| Changed I                     | bit D10 of the CONTROL2 register  | 60 |



# PACKAGE OPTION ADDENDUM



10-Oct-2013

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| AFE4400RHAR      | ACTIVE | VQFN         | RHA                | 40   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | 0 to 70      | AFE4400              | Samples |
| AFE4400RHAT      | ACTIVE | VQFN         | RHA                | 40   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | 0 to 70      | AFE4400              | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2013


# TAPE AND REEL INFORMATION





| Α0 | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


| Device      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| AFE4400RHAR | VQFN            | RHA                | 40 | 2500 | 330.0                    | 16.4                     | 6.3        | 6.3        | 1.5        | 12.0       | 16.0      | Q2               |
| AFE4400RHAT | VQFN            | RHA                | 40 | 250  | 180.0                    | 16.4                     | 6.3        | 6.3        | 1.5        | 12.0       | 16.0      | Q2               |

www.ti.com 11-Oct-2013



#### \*All dimensions are nominal

| Device      | Package Type | Package Drawing | ackage Drawing Pins |      | Length (mm) | Width (mm) | Height (mm) |  |
|-------------|--------------|-----------------|---------------------|------|-------------|------------|-------------|--|
| AFE4400RHAR | VQFN         | RHA             | 40                  | 2500 | 367.0       | 367.0      | 38.0        |  |
| AFE4400RHAT | VQFN         | RHA             | 40                  | 250  | 210.0       | 185.0      | 35.0        |  |



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Package complies to JEDEC MO-220 variation VJJD-2.



# RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES: A. All linear dimensions are in millimeters

B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



# RHA (S-PVQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>