

# **Dual 1:2 Low Additive Jitter LVDS Buffer**

Check for Samples: CDCLVD2102

#### **FEATURES**

- Dual 1:2 Differential Buffer
- Low Additive Jitter <300 fs RMS in 10-kHz to 20-MHz
- Low Within Bank Output Skew of 15 ps (Max)
- Universal Inputs Accept LVDS, LVPECL, LVCMOS
- One Input Dedicated for Two Outputs
- Total of 4 LVDS Outputs, ANSI EIA/TIA-644A Standard Compatible
- Clock Frequency up to 800 MHz
- 2.375–2.625V Device Power Supply
- LVDS Reference Voltage, V<sub>AC\_REF</sub>, Available for Capacitive Coupled Inputs
- Industrial Temperature Range –40°C to 85°C
- Packaged in 3mm × 3mm 16-Pin QFN (RGT)
- ESD Protection Exceeds 3 kV HBM, 1 kV CDM

#### **APPLICATIONS**

- Telecommunications/Networking
- Medical Imaging
- Test and Measurement Equipment
- Wireless Communications
- General Purpose Clocking

#### DESCRIPTION

The CDCLVD2102 clock buffer distributes two clock inputs (IN0, IN1) to a total of 4 pairs of differential LVDS clock outputs (OUT0, OUT3). Each buffer block consists of one input and 2 LVDS outputs. The inputs can either be LVDS, LVPECL, or LVCMOS.

The CDCLVD2102 is specifically designed for driving  $50-\Omega$  transmission lines. If driving the inputs in single ended mode, the appropriate bias voltage (V<sub>AC\_REF</sub>) should be applied to the unused negative input pin.

Using the control pin (EN), outputs can be either disabled or enabled. If the EN pin is left open two buffers with all outputs are enabled, if switched to a logical "0" both buffers with all outputs are disabled (static logical "0"), if switched to a logical "1", one buffer with two outputs is disabled and another buffer with two outputs is enabled. The part supports a fail safe function. It incorporates an input hysteresis, which prevents random oscillation of the outputs in absence of an input signal.

The device operates in 2.5V supply environment and is characterized from -40°C to 85°C (ambient temperature). The CDCLVD2102 is packaged in small 16-pin, 3-mm × 3-mm QFN package.




Figure 1. Application Example



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





Figure 2. CDCLVD2102 Block Diagram





#### **PIN FUNCTIONS**

PIN		TYPE	DESCRIPTION					
NAME	NO.							
VCC	5	Power	2.5V supplies for the device					
GND	1	Ground	Device ground					
INP0, INN0	6, 7	Input	Differential input pair or single ended	input				
INP1, INN1	3, 4	Input	Differential redundant input pair or single ended input					
V <sub>AC_REF</sub>	8	Output	Bias voltage output for capacitive coupled inputs. If used, it is recommende use a $0.1\mu F$ to GND on this pin					
OUTP0, OUTN0	9, 10	Output	Differential LVDS output pair no. 0	INIDO/ININIO in the circust				
OUTP1, OUTN1	11, 12	Output	Differential LVDS output pair no. 1	INP0/INN0 is the input				
OUTP2, OUTN2	13, 14	Output	Differential LVDS output pair no. 2	INIDA/ININIA io the input				
OUTP3, OUTN3	15, 16	Output	Differential LVDS output pair no. 3	INP1/INN1 is the input				
EN	2	Input with internal 200kΩ pull-up and pull-down	Control pin – enables or disables the outputs, (See Table 1)					
Thermal Pad			See thermal management recommendations					

## **Table 1. Output Control Table**

EN	CLOCK OUTPUTS						
0	All outputs disabled (static "0")						
OPEN All outputs enabled							
1	OUT0, OUT1 enabled and OUT2, OUT3 disabled (static "0")						

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

	VALUE / UNIT
Supply voltage range, V <sub>CC</sub>	-0.3 to 2.8 V
Input voltage, V <sub>I</sub>	-0.2 to (V <sub>CC</sub> + 0.2) V
Output voltage range, V <sub>O</sub>	-0.2 to (V <sub>CC</sub> + 0.2) V
Driver short circuit current, I <sub>OSD</sub>	See Note (2)
Electrostatic discharge (HBM, 1.5 kΩ, 100 pF)	>3000 V

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNITS
Device supply voltage, V <sub>CC</sub>	2.375	2.5	2.625	V
Ambient temperature, T <sub>A</sub>	-40		85	оС

Copyright © 2010, Texas Instruments Incorporated

<sup>(2)</sup> The outputs can handle permanent short.



#### THERMAL INFORMATION

		CDCLVD2102		
	THERMAL METRIC <sup>(1)</sup>	RGT	UNITS	
		16 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	51.3		
θ <sub>JC(top)</sub>	Junction-to-case(top) thermal resistance	85.4		
$\theta_{JB}$	Junction-to-board thermal resistance	20.1	0000	
ΨJΤ	Junction-to-top characterization parameter	1.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	19.4		
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	6		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## **ELECTRICAL CHARACTERISTICS:**

At  $V_{CC}$  = 2.375 V to 2.625 V and  $T_A$  = -40°C to 85°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EN PIN INP	PUT CHARACTERISTICS				,	
Vd <sub>I3</sub>	3-State	Open		0.5×V <sub>CC</sub>		V
Vd <sub>IH</sub>	Input high voltage		0.7×V <sub>CC</sub>			V
Vd <sub>IL</sub>	Input low voltage				0.2×V <sub>CC</sub>	V
Id <sub>IH</sub>	Input high current	V <sub>CC</sub> = 2.625 V, V <sub>IH</sub> = 2.625 V			30	μΑ
ld <sub>IL</sub>	Input low current	V <sub>CC</sub> = 2.625 V, V <sub>IL</sub> = 0 V			-30	μΑ
R <sub>pull(EN)</sub>	Input pull-up/ pull-down resistor			200		kΩ
	OS (see Figure 7) INPUT CHARACTER	ISTICS				
f <sub>IN</sub>	Input frequency				200	MHz
$V_{th}$	Input threshold voltage	External threshold voltage applied to complementary input	1.1		1.5	V
V <sub>IH</sub>	Input high voltage		V <sub>th</sub> + 0.1		V <sub>CC</sub>	V
V <sub>IL</sub>	Input low voltage		0		V <sub>th</sub> - 0.1	V
I <sub>IH</sub>	Input high current	V <sub>CC</sub> = 2.625 V, V <sub>IH</sub> = 2.625 V			10	μΑ
I <sub>IL</sub>	Input low current	V <sub>CC</sub> = 2.625 V, V <sub>IL</sub> = 0 V			-10	μΑ
ΔV/ΔΤ	Input edge rate	20% – 80%	1.5			V/ns
C <sub>IN</sub>	Input capacitance			2.5		pF
DIFFEREN	TIAL INPUT CHARACTERISTICS					
f <sub>IN</sub>	Input frequency	Clock input			800	MHz
V <sub>IN, DIFF</sub>	Differential input voltage peak-to-peak	V <sub>ICM</sub> = 1.25 V	0.3		1.6	V <sub>P-P</sub>
V <sub>ICM</sub>	Input common-mode voltage range	V <sub>IN, DIFF, PP</sub> > 0.4V	1	\	/ <sub>CC</sub> – 0.3	V
I <sub>IH</sub>	Input high current	V <sub>CC</sub> = 2.625 V, V <sub>IH</sub> = 2.625 V			10	μΑ
I <sub>IL</sub>	Input low current	V <sub>CC</sub> = 2.625 V, V <sub>IL</sub> = 0 V			-10	μΑ
ΔV/ΔΤ	Input edge rate	20% to 80%	0.75			V/ns
C <sub>IN</sub>	Input capacitance			2.5		pF

Submit Documentation Feedback



# **ELECTRICAL CHARACTERISTICS: (continued)**

At  $V_{CC}$  = 2.375 V to 2.625 V and  $T_A$  = -40°C to 85°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVDS OUTF	PUT CHARACTERISTICS					
V <sub>OD</sub>	Differential output voltage magnitude		250		450	mV
$\Delta V_{OD}$	Change in differential output voltage magnitude	$V_{IN, DIFF, PP} = 0.3 \text{ V,R}_L = 100 \Omega$	-15		15	mV
V <sub>OC(SS)</sub>	Steady-state common mode output voltage		1.1		1.375	V
$\Delta V_{OC(SS)}$	Steady-state common mode output voltage	$V_{IN, DIFF, PP} = 0.6 \text{ V}, R_L = 100 \Omega$	-15		15	mV
$V_{ring}$	Output overshoot and undershoot	Percentage of output amplitude V <sub>OD</sub>			10%	
Vos	Output ac common mode	$V_{IN, DIFF, PP} = 0.6 \text{ V}, R_L = 100 \Omega$		25	70	$mV_PP$
Ios	Short-circuit output current	$V_{OD} = 0 V$			±24	mA
t <sub>PD</sub>	Propagation delay	$V_{IN, DIFF, PP} = 0.3 V$		1.5	2.5	ns
t <sub>SK, PP</sub>	Part-to-part skew				600	ps
t <sub>SK, O_WB</sub>	Within bank output skew				15	ps
t <sub>SK,O_BB</sub>	Bank-to-bank output skew	Both inputs are phase aligned			100	ps
t <sub>SK,P</sub>	Pulse skew(with 50% duty cycle input)	Crossing-point-to-crossing-point distortion	-50		50	ps
t <sub>RJIT</sub>	Random additive jitter (with 50% duty cycle input)	Edge speed = 0.75V/ns, 10 kHz - 20 MHz			0.3	ps, RMS
t <sub>R</sub> /t <sub>F</sub>	Output rise/fall time	20% to 80%,100 Ω, 5 pF	50		300	ps
I <sub>CCSTAT</sub>	Static supply current	Outputs unterminated, f = 0 Hz		27	45	mA
I <sub>CC100</sub>	Supply current	All outputs enabled, $R_L = 100 \Omega$ , $f = 100 \text{ MHz}$		49	77	mA
I <sub>CC800</sub>	Supply current	All outputs enabled, $R_L = 100 \Omega$ , $f = 800 \text{ MHz}$		76	106	mA
V <sub>AC_REF</sub> CH	ARACTERISTICS					
V <sub>AC_REF</sub>	Reference output voltage	$V_{CC} = 2.5 \text{ V}, I_{load} = 100 \mu A$	1.1	1.25	1.35	V



Typical Additive Phase Noise Characteristics for 100 MHz Clock

	PARAMETER	MIN	TYP	MAX	UNIT
phn <sub>100</sub>	Phase noise at 100 Hz offset		-132.9		dBc/Hz
phn <sub>1k</sub>	Phase noise at 1 kHz offset		-138.8		dBc/Hz
phn <sub>10k</sub>	Phase noise at 10 kHz offset		-147.4		dBc/Hz
phn <sub>100k</sub>	Phase noise at 100 kHz offset		-153.6		dBc/Hz
phn <sub>1M</sub>	Phase noise at 1 MHz offset		-155.2		dBc/Hz
phn <sub>10M</sub>	Phase noise at 10 MHz offset		-156.2		dBc/Hz
phn <sub>20M</sub>	Phase noise at 20 MHz offset		-156.6		dBc/Hz
t <sub>RJIT</sub>	Random additive jitter from 10 kHz to 20 MHz		171		fs, RMS

# Typical Additive Phase Noise Characteristics for 737.27 MHz Clock

	PARAMETER	MIN	TYP	MAX	UNIT
phn <sub>100</sub>	Phase noise at 100 Hz offset		-80.2		dBc/Hz
phn <sub>1k</sub>	Phase noise at 1 kHz offset		-114.3		dBc/Hz
phn <sub>10k</sub>	Phase noise at 10 kHz offset		-138		dBc/Hz
phn <sub>100k</sub>	Phase noise at 100 kHz offset		-143.9		dBc/Hz
phn <sub>1M</sub>	Phase noise at 1 MHz offset		-145.2		dBc/Hz
phn <sub>10M</sub>	Phase noise at 10 MHz offset		-146.5		dBc/Hz
phn <sub>20M</sub>	Phase noise at 20 MHz offset		-146.6		dBc/Hz
t <sub>RJIT</sub>	Random additive jitter from 10 kHz to 20 MHz		65		fs, RMS

Submit Documentation Feedback




#### TYPICAL CHARACTERISTICS

#### INPUT CLOCK AND OUTPUT CLOCK PHASE NOISES


vs

FREQUENCY FROM THE CARRIER ( $T_A = 25^{\circ}C$  and  $V_{CC} = 2.5V$ )



Input clock jitter is 32 fs from 10 kHz to 20 MHz and additive RMS jitter is 152 fs

Figure 3. 100 MHz Input and Output Phase Noise Plot





## **TEST CONFIGURATIONS**




Figure 5. LVDS Output DC Configuration During Device Test




Figure 6. LVDS Output AC Configuration During Device Test




Figure 7. DC Coupled LVCMOS Input During Device Test





Figure 8. Output Voltage and Rise/Fall Time





- A. Output skew is calculated as the greater of the following: As the difference between the fastest and the slowest t<sub>PLHn</sub> or the difference between the fastest and the slowest t<sub>PHLn</sub> (n = 0, 1, 2, 3).
- B. Part-to-part skew is calculated as the greater of the following: As the difference between the fastest and the slowest t<sub>PLLn</sub> or the difference between the fastest and the slowest t<sub>PLLn</sub> across multiple devices (n = 0, 1, 2, 3).
- C. Both inputs (IN0 and IN1) are phase aligned.

Figure 9. Output Skew and Part-to-Part Skew




Figure 10. Output Overshoot and Undershoot




Figure 11. Output AC Common Mode



#### APPLICATION INFORMATION

#### THERMAL MANAGEMENT

For reliability and performance reasons, the die temperature should be limited to a maximum of 125°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The Thermal Pad must be soldered down to ensure adequate heat conduction to of the package. Figure 12 shows a recommended land and via pattern.




Figure 12. Recommended PCB Layout

#### POWER-SUPPLY FILTERING

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and should have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed very close to the power-supply pins and laid out with short loops to minimize inductance. It is recommended to add as many high-frequency (for example, 0.1  $\mu$ F) bypass capacitors as there are supply pins in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with very low dc resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.




Figure 13. Power-Supply Decoupling

Submit Documentation Feedback



#### LVDS OUTPUT TERMINATION

The proper LVDS termination for signal integrity over two 50  $\Omega$  lines is 100  $\Omega$  between the outputs on the receiver end. Either dc-coupled termination or ac-coupled termination can be used for LVDS outputs. It is recommended to place termination resister close to the receiver. If the receiver is internally biased to a voltage different than the output common mode voltage of the CDCLVD2102, ac-coupling should be used. If the LVDS receiver has internal 100 ohm termination, external termination must be omitted.

Unused outputs can be left open without connecting any trace to the output pins.




Figure 14. Output DC Termination




Figure 15. Output AC Termination With Receiver Internally Biased

#### INPUT TERMINATION

The CDCLVD2102 inputs can be interfaced with LVDS, LVPECL, or LVCMOS drivers.

LVDS Driver can be connected to CDCLVD2102 inputs with dc or ac coupling as shown Figure 16 and Figure 17, respectively.




Figure 16. LVDS Clock Driver Connected to CDCLVD2102 Input (DC Coupled)




Figure 17. LVDS Clock Driver Connected to CDCLVD2102 Input (AC Coupled)

Copyright © 2010, Texas Instruments Incorporated



Figure 18 shows how to connect LVPECL inputs to the CDCLVD2102. The series resistors are required to reduce the LVPECL signal swing if the signal swing is  $>1.6 \text{ V}_{PP}$ .




Figure 18. LVPECL Clock Driver Connected to CDCLVD2102 Input

Figure 19 illustrates how to couple a 2.5 V LVCMOS clock input to the CDCLVD2102 directly. The series resistance ( $R_S$ ) should be placed close to the LVCMOS driver if needed. 3.3 V LVCMOS clock input swing needs to be limited to  $V_{IH} \le V_{CC}$ .




Figure 19. 2.5V LVCMOS Clock Driver Connected to CDCLVD2102 Input

If one of the buffers is used, then the other unused buffer should be disabled through the EN pin, and the unused input pins should be grounded by  $1k\Omega$  resistors.



## **REVISION HISTORY**

<ul> <li>Changed Features bullet From: ESD Protection Exceeds 2kV HBM, 500V CDM To: ESD Protection Exceeds</li> <li>HBM, 1 kV CDM</li> </ul>	
Electrostatic discharge was <2000	
• ΔV <sub>OD</sub> values, MIN was-50, MAX was 50	
V <sub>OC(SS)</sub> MIN value was 1.125	
• ΔV <sub>OC(SS)</sub> values, MIN was-50, MAX was 50	
V <sub>ring</sub> MAX value was 20%	
V <sub>OS</sub> values, TYP was 30, MAX was 100	
t <sub>PD</sub> MAX value was 2	5
t <sub>SK, PP</sub> - deleted the TYP value of 300	ξ
t <sub>R</sub> /t <sub>F</sub> MIN value was 200	ξ
I <sub>CCSTAT</sub> MAX value was 42	
Added new paragraph following Figure 19	12



## **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CDCLVD2102RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D2102	Samples
CDCLVD2102RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D2102	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVD2102RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
CDCLVD2102RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 24-Aug-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVD2102RGTR	QFN	RGT	16	3000	338.1	338.1	20.6
CDCLVD2102RGTT	QFN	RGT	16	250	210.0	185.0	35.0

# RGT (S-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD 3,15 2,85 - A В 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE 0,08 0,05 0,00 Ċ 16 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

12

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

13

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

16X  $\frac{0,30}{0,18}$ 

0,50

0,10 M C A B 0,05 M C

4203495/H 10/11

F. Falls within JEDEC MO-220.



# RGT (S-PVQFN-N16)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-4/U 09/13

NOTE: All linear dimensions are in millimeters



# RGT (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>