SCCS012B - MAY 1994 - REVISED NOVEMBER 2001

 Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29818 	D, P, Q, OR SO PACKAGE (TOP VIEW)
 Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions 	OE 1 24 V _{CC} DCLK 2 23 MODE
 Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics 	$ \begin{array}{ccccccccccccccccccccccccccccccccccc$
 I_{off} Supports Partial-Power-Down Mode Operation 	D ₃ [] 6 19]] Y ₃ D ₄ [] 7 18]] Y ₄
Matched Rise and Fall Times	$D_5 \begin{bmatrix} 8 & 17 \end{bmatrix} Y_5$
 Fully Compatible With TTL Input and Output Logic Levels 	D ₆ 9 16 Y ₆ D ₇ 10 15 Y ₇ SDI 11 14 SDO
8-Bit Pipeline and Shadow Register	GND [12 13] PCLK
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 	

- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- **CY29FCT818CT**
 - 64-mA Output Sink Current
 - 32-mA Output Source Current
- CY29FCT818ATDMB
 - 20-mA Output Sink Current
 - 3-mA Output Source Current
- 3-State Outputs

description

The CY29FCT818T contains a high-speed 8-bit general-purpose data pipeline register and a high-speed 8-bit shadow register. The general-purpose register can be used in an 8-bit-wide data path for a normal system application. The shadow register is designed for applications such as diagnostics in sequential circuits, where it is desirable to load known data at a specific location in the circuit and to read the data at that location.

The shadow register can load data from the output of the device, and can be used as a right-shift register with bit-serial input (SDI) and output (SDO), using DCLK. The data register input is multiplexed to enable loading from the shadow register or from the data input pins, using PCLK. Data can be loaded simultaneously from the shadow register to the pipeline register, and from the pipeline register to the shadow register, provided setup-time and hold-time requirements are satisfied, with respect to the two independent clock inputs.

In a typical application, the general-purpose register in this device replaces an 8-bit data register in the normal data path of a system. The shadow register is placed in an auxiliary bit-serial loop that is used for diagnostics. During diagnostic operation, data is shifted serially into the shadow register, then transferred to the general-purpose register to load a known value into the data path. To read the contents at that point in the data path, the data is transferred from the data register into the shadow register, then shifted serially in the auxiliary diagnostic loop to make it accessible to the diagnostics controller. This data then is compared with the expected value to diagnose faulty operation of the sequential circuit.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested less otherwise noted. On all other products. production processing does not necessarily include testing of all pa

SCCS012B - MAY 1994 - REVISED NOVEMBER 2001

PACKAGE		PACKAGE		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
DIP – P	Tube	6	CY29FCT818CTPC	CY29FCT818CTPC				
QSOP – Q	Tape and reel	6	CY29FCT818CTQCT	29FCT818C				
5010 50	Tube	6	CY29FCT818CTSOC	29FCT818C				
3010 - 30	Tape and reel	6	CY29FCT818CTSOCT	291010100				
CDIP – D	Tube	12	CY29FCT818ATDMB					
	DIP – P QSOP – Q SOIC – SO	DIP – P Tube QSOP – Q Tape and reel SOIC – SO Tube Tape and reel	PACKAGEI(ns)DIP - PTube6QSOP - QTape and reel6SOIC - SOTube6Tape and reel6	PACKAGET(ns)PART NUMBERDIP - PTube6CY29FCT818CTPCQSOP - QTape and reel6CY29FCT818CTQCTSOIC - SOTube6CY29FCT818CTSOCTape and reel6CY29FCT818CTSOCT				

ORDERING INFORMATION


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	INF	PUTS		OUTPUT	SHADOW	PIPELINE	OPERATION
MODE	SDI	DCLK	PCLK	SDO	REGISTER	REGISTER	OFERATION
L	х	Ŷ	х	S7	S ₀ ←SDI S _i ←S _{i−1}	NA	Serial shift; D ₇ –D ₀ output disabled
L	Х	Х	\uparrow	S ₇	NA	P _i ←D _i	Load pipeline register from data input
н	L	\uparrow	Х	L	S _i ←Y _i	NA	Load shadow register from Y output
н	Н	\uparrow	Х	Н	Hold	NA	Hold shadow register; D7–D0 output enabled
н	Х	Х	\uparrow	SDI	NA	P _i ←S _i	Load pipeline register from shadow register

H = High logic level, L = Low logic level, X = Don't care, \uparrow Low-to-high transition, \leftarrow = Transfer direction, NA = Not applicable



logic diagram



absolute maximum rating over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T _A	65°C to 135°C
Storage temperature range, T _{stg} e	35°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

		CY29F	CT818A	TDMB	CY	29FCT81	8T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-3			-32	mA
IOL	Low-level output current			20			64	mA
ТА	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST CONDITIONS	CY29F	CT818A	ГОМВ	CY				
PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	MIN	TYP [†]	MAX	UNIT
Mar a	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				V
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v
	V _{CC} = 4.5 V,	I _{OH} = –3 mA		2.4	3.3					
VOH	V _{CC} = 4.75 V	I _{OH} = -32 mA					2			V
	$v_{CC} = 4.75 v$	I _{OH} = -15 mA					2.4	3.3		
Ve	$V_{CC} = 4.5 V,$	I _{OL} = 20 mA			0.3	0.55				v
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	v
V _{hys}	All inputs				0.2			0.2		V
1.	V _{CC} = 5.5 V,	VIN = VCC				5				μA
łı	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$							5	μA
l	$V_{CC} = 5.5 V,$	V _{IN} = 2.7 V				±1				μA
IН	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1	μ
l	$V_{CC} = 5.5 V,$	V _{IN} = 0.5 V				±1				μA
ΙL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							±1	μ-
1071	V _{CC} = 5.5 V,	V _{OUT} = 2.7 V				10				μA
IOZH	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V							10	μΑ
1071	V _{CC} = 5.5 V,	V _{OUT} = 0.5 V				-10				μA
IOZL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V							-10	μΑ
leat	V _{CC} = 5.5 V,	V _{OUT} = 0 V		-60	-120	-225				mA
los‡	V _{CC} = 5.25 V,	V _{OUT} = 0 V					-60	-120	-225	
I _{off}	V _{CC} = 0 V,	V _{OUT} = 4.5 V				±1			±1	μA
ICC		$V_{IN} \leq 0.2 V$,			0.2	1.5				mA
.00		$V_{IN} \le 0.2 V$,						0.2	1.5	,
∆ICC		= 3.4 V\$, f ₁ = 0, Outpu			0.5	2				mA
	V _{CC} = 5.25 V, V _{IN}	= 3.4 V§, f ₁ = 0, Outp					0.5	2		

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND



SCCS012B - MAY 1994 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

				CY29F	CT818A	TDMB	CY2	29FCT81	8T	LINUT
PARAMETER		TEST CONDITION	12	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
		tputs open, One input D, $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge 0.2 \text{ V}$			0.25				mA/	
ICCD [¶]		Dutputs open, One inputs GND , $V_{IN} \le 0.2$ V or							0.25	MHz
		One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$			5.3				
	$V_{CC} = 5.5 V,$ Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$			7.3				
	$f_0 = 10 \text{ MHz},$ $\overline{\text{OE}} = \text{GND}$	Eight bits and four controls switching at $f_1 = 5 \text{ MHz}$	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$			17.8				
IC#		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$			30.8				
IC"		One bit switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$						5.3	mA
	$V_{CC} = 5.25 V,$ Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$						7.3	
	$f_0 = 10 \text{ MHz},$ $\overline{\text{OE}} = \text{GND}$	Eight bits and four controls switching	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ \text{or} \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$						17.8	
		at f ₁ = 5 MHz at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$						30.8	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

¶ This parameter is derived for use in total power-supply calculations.

[#] IC = ICC + Δ ICC × D_H × N_T + ICCD (f₀/2 + f₁ × N₁)

Where:

I_C = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

 D_{H} = Duty cycle for TTL inputs high

NT = Number of TTL inputs at DH

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N1 = Number of inputs changing at f1

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I_{CC} formula.



timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


	PARAMETER		CY29FCT	818AT	CY29FCT	818CT	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
	Pulse width	PCLK high and low	15		5		ns
tw		DCLK high and low	25		5		115
		D before PCLK1	6		2		
		MODE before PCLK [↑]	15		3.5		
		Y before DCLK↑	5		2		
t _{su}	Setup time	MODE before DCLK [↑] 12			3.5		ns
		SDI before DCLK1	10		3.5		
		DCLK before PCLK↑	15		3.5		
		PCLK before DCLK↑	45		8.5		
		D after PCLK↑	2		1.5		
		MODE after PCLK [↑]	0		0		
th	Hold time	Y after DCLK↑	5		1.5		ns
		MODE after DCLK [↑]	5		1.5		
		SDI after DCLK↑	0		0		

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY29FCT818AT	CY29FCT818CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	UNIT
	PCLK	Y	12	6	
÷ .	MODE	SDO	18	7.2	
^t pd	SDI	SDO	18	7.1	ns
	DCLK	SDO	30	7.2	
t	OE	Y	20	8	50
^t PZL	DCLK	D	35	9	ns
to mu	OE	Y	20	8.5	50
^t PZH	DCLK	D	30	9	ns
t=: =	OE	Y	20	5.5	
^t PLZ	DCLK	D	45	5.5	ns
taura	OE	Y	30	8	
^t PHZ	DCLK	D	90	8	ns



SCCS012B - MAY 1994 - REVISED NOVEMBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





25-Sep-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9682701Q3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9682701Q3A	Samples
5962-9682701QLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9682701QL A CY29FCT818ATDM B	Samples
CY29FCT818ATDMB	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9682701QL A CY29FCT818ATDM B	Samples
CY29FCT818CTSOCT	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT818C	Samples
CY29FCT818CTSOCTE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT818C	Samples
CY29FCT818CTSOCTG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT818C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

25-Sep-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY29FCT818CTSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY29FCT818CTSOCT	SOIC	DW	24	2000	367.0	367.0	45.0

MECHANICAL DATA

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated