

16-bit SPI Programmable DAC for 4-20mA Loops

Check for Samples: [DAC161S997](#)

FEATURES


- **16-bit Resolution**
- **Very Low Supply Current of 100 μ A**
- **5 ppmFS/ $^{\circ}$ C Gain Error**
- **Pin-Programmable Power-Up Condition**
- **Loop-Error Detection and Reporting**
- **Programmable Output-Current Error Levels**
- **Simple HART Modulator Interfacing**
- **Highly Integrated Feature Set in Small Footprint WQFN-16 (4 $\times$ 4 mm, 0.5 mm Pitch)**

APPLICATIONS

- **Two-Wire 4-20mA Current-Loop Transmitter**
- **Loop-Power Transmitters**
- **Industrial Process Control**
- **Actuator Control**

DESCRIPTION

The DAC161S997 is a very low power 16-bit $\Sigma\Delta$ digital-to-analog converter (DAC) for transmitting an analog output current over an industry standard 4-20mA current loop. The DAC161S997 has a simple 4-wire SPI for data transfer and configuration of the DAC functions. To reduce power and component count in compact loop-powered applications, the DAC161S997 contains an internal ultra-low power voltage reference and an internal oscillator. The low power consumption of the DAC161S997 results in additional current being available for the remaining portion of the system. The loop drive of the DAC161S997 interfaces to a Highway Addressable Remote Transducer (HART) modulator, allowing injection of FSK modulated digital data into the 4-20mA current loop. This combination of specifications and features makes the DAC161S997 ideal for 2- and 4-wire industrial transmitters. The DAC161S997 is available in a 16-pin 4 mm $\times$ 4 mm WQFN package and is specified over the extended industrial temperature range of -40°C to $+105^{\circ}\text{C}$.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE INFORMATION

Functional Block Diagram

Industrial 4-20mA Transmitter




4-20 mA CURRENT LOOP TRANSMITTER

The DAC161S997 is a 16-bit DAC realized as a $\Sigma\Delta$ modulator. The DAC's output is a current pulse train that is filtered by the on-board low pass RC filter. The final output current is a multiplied copy of the filtered modulator output. This architecture ensures an excellent linearity performance, while minimizing power consumption of the device.

The DAC161S997 eases the design of robust, precise, long-term stable industrial systems by integrating all precision elements on-chip. Only a few external components are needed to realize a low-power, high-precision industrial 4 - 20 mA transmitter.

In case of a fault, or during initial power-up the DAC161S997 will output current in either upper or lower error current band. The choice of band is user selectable via a device pin. The error current value is user programmable via SPI.



PIN DESCRIPTIONS

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
BASE	16	A	External NPN base drive
COMA	1	P	Analog-block negative supply rail (local COMMON)
COMD	2	P	Digital-block negative supply rail (local COMMON)
CSB	6	I	SPI chip select
C1	14	A	External capacitor
C2	13	A	External capacitor, HART input
C3	12	A	External capacitor
DAP	DAP	P	Die attach pad. Connect directly to local COMMON (COMA, COMD).
EERB	7	O	Error flag output, open drain, active LOW
ERRLVL	10	I	Sets output-current level at power up and under-error conditions.
NC	11		Do not connect to this pin.
OUT	9	A	Loop output current source output
SCLK	4	I	SPI clock input
SDI	5	I	SPI data input
SDO	8	O	SPI data output
VA	15	P	Analog-block positive supply rail
VD	3	P	Digital-block positive supply rail.

(1) G = Ground, I = Digital Input, O = Digital Output, P = Power, A = Analog

ORDERING INFORMATION ⁽¹⁾

PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
16-pin RGH0016A (WQFN)	4 mm × 4 mm	DAC161S997	RGH

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply voltage (VA, VD to COMA, COMD)		–0.3	6	V
Voltage between any two pins ⁽³⁾			6	V
Current IN or OUT of any pin — except OUT pin ⁽³⁾			5	mA
Output current at OUT			50	mA
Electrostatic Discharge Rating	Human Body Model (HBM) ⁽⁴⁾		2	kV
Junction Temperature			150	°C
Operating Temperature		–40	105	°C
Storage Temperature		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are measured with respect to COMA = COMD = 0 V, unless otherwise specified.
- (3) When the input voltage (VIN) at any pin exceeds power supplies (VIN < COMA or VIN > VA), the current at that pin must not exceed 5 mA, and the voltage (VIN) at that pin relative to any other pin must not exceed 6 V. See for Pin Descriptions for additional details of input structures.
- (4) The Human Body Model (HBM) is a 100 pF capacitor charged to the specified voltage then discharged through a 1.5 kΩ resistor into each pin.

THERMAL CHARACTERISTICS

		DAC161S997	UNIT
		WQFN	
		16 PINS	
θ_{JA}	Package thermal impedance ⁽¹⁾	35	°C/W

- (1) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
	BASE load to COMA	0	15	pF
	(COMA - COMD)		0	V
	OUT load to COMA		none	
	(VA - VD)		0	V
VA, VDD	Supply voltage range	2.7	3.6	V
T _A	Temperature Range	–40	105	°C

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, these specifications apply for $V_A = V_D = 3.3\text{ V}$, $\text{COMA} = \text{COMD} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, external bipolar transistor: 2N3904, $R_E = 22\ \Omega$, $C_1 = C_2 = C_3 = 2.2\text{ nF}$. **Boldface** limits are over the temperature range of $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNIT
POWER SUPPLY						
V_A, V_D	Supply voltage	$V_A = V_D$	2.7		3.6	V
	V_A supply current	$\text{DACCODE} = 0x0200^{(2)}$		43		μA
	V_D supply current			57		μA
ICC	Total supply current			100	125	μA
DC ACCURACY						
N	Resolution			16		bits
INL	Integral non-linearity ⁽³⁾	$0x2AAA < \text{DACCODE} < 0xD555$ (4 mA $< I_{\text{LOOP}} < 20\text{ mA}$)	-1.5		2.6	μA
DNL	Differential non-linearity	see ⁽⁴⁾	-0.2		0.2	μA
TUE	Total unadjusted error	$0x2AAA < \text{DACCODE} < 0xD555$		0.01		%FS
OE	Offset error	see ⁽⁵⁾	-7.86	0.84	7.86	μA
ΔOE	Offset error temperature coefficient	$-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		0.48		ppmFS/ $^\circ\text{C}$
GE	Gain error	see ⁽⁶⁾		0.007		%FS
ΔGE	Gain error temperature coefficient	$-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		5		ppmFS/ $^\circ\text{C}$
IERRL	LOW ERROR current	ERR_LOW = default	3.36	3.375	3.39	mA
IERRH	HIGH ERROR current	ERR_HIGH = default	21.70	21.75	21.82	mA
LTD	Long term drift — mean shift of 12 mA output current after 1000 hours at 150°C			90		ppmFS
LOOP CURRENT OUTPUT (OUT)						
I_{OUTMIN}	Minimum output current	Tested at $\text{DACCODE} = 0x01C2^{(7)}$			0.19	mA
I_{OUTMAX}	Maximum output current	Tested at $\text{DACCODE} = 0xFFFF$	23.95			mA
R_{OUT}	Output impedance			200		M Ω
	COMA to OUT voltage drop	$I_{\text{OUT}} = 24\text{ mA}$		960		mV
BASE OUTPUT						
I_{OUTSC}	BASE short circuit output current	BASE forced to COMA potential		10		mA
DYNAMIC CHARACTERISTICS						
	Output noise density	1 kHz		20		nA/rHz
	Integrated output noise	1 Hz to 1 kHz band		300		nA _{RMS}
INTERNAL TIMER						
TM	Timeout period	Default setting of TIMEOUT in CONFIG register		100		ms
DIGITAL INPUT CHARACTERISTICS						
I_{IN}	Digital input leakage current		-10		10	μA
V_{IL}	Input low voltage			$0.2 \times V_D$		V
V_{IH}	Input high voltage		$0.7 \times V_D$			V
C_{IN}	Input capacitance			5		pF

- (1) Limits are ensured by testing, design, or statistical analysis at 25°C . Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (2) At code 0x0200 the BASE current is minimal, for example, device current contribution to power consumption is minimized. SPI is inactive, for example, after transmitting code 0x200 to the DAC161S997, there are no more transitions in the channel during the supply current measurement.
- (3) INL is measured using the *best-fit* method in the output current range of 4 mA to 20 mA.
- (4) Specified by design.
- (5) Offset is the y-intercept of the straight line defined by 4 mA and 20 mA points of the measured transfer characteristic.
- (6) Gain Error is the difference in slope of the straight line defined by measured 4 mA and 20 mA points of transfer characteristic, and that of the ideal characteristic.
- (7) This must be treated as the minimum LOOP current ensured in self-powered mode.

ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted, these specifications apply for $V_A = V_D = 3.3\text{ V}$, $\text{COMA} = \text{COMD} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, external bipolar transistor: 2N3904, $R_E = 22\ \Omega$, $C_1 = C_2 = C_3 = 2.2\text{ nF}$. **Boldface** limits are over the temperature range of $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNIT
DIGITAL OUTPUT CHARACTERISTICS						
V _{OL}	Output Low voltage	I _{sink} = 200 μA			0.4	V
V _{OH}	Output HIGH voltage	I _{sink} = 200 μA	2.6			V
I _{OZH} , I _{OZL}	TRI-STATE leakage current		−10		10	μA
C _{OUT}	TRI-STATE output capacitance		5			pF
DIGITAL INTERFACE TIMING						
f _{CLK}	SCLK frequency		0		10	MHz
t _H	SCLK high time		0.4 / F _{CLK}	50		ns
t _L	SCLK low time		0.4 / F _{CLK}	50		ns
t _{CSB}	CSB pulse width		5	40		ns
t _{CSS}	CSB set-up time prior to SCLK rising edge		5			ns
t _{SCH}	24th rising edge of SCLK to CSB rising edge		15			ns
t _{CSH}	CSB hold time after the 24th falling edge of SCLK		6	10		ns
t _{ZSDO}	CSB falling edge to SDO valid			10	35	ns
t _{SDOZ}	CSB rising edge to SDO HiZ			10		ns
t _{DS}	SDI data set-up time prior to SCLK rising edge		10			ns
t _{DH}	SDI data hold time after SCLK rising edge		6	10		ns
t _{DO}	SDO output data valid				30	ns

SPI Timing Diagrams




Figure 1.

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, data presented here was collected under these conditions $V_A = V_D = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, external bipolar transistor: 2N3904, $R_E = 22\ \Omega$, $C_1 = C_2 = C_3 = 2.2\text{ nF}$.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.





Figure 7.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise noted, data presented here was collected under these conditions $V_A = V_D = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, external bipolar transistor: 2N3904, $R_E = 22\ \Omega$, $C_1 = C_2 = C_3 = 2.2\text{ nF}$.

**Figure 8.**

REGISTER SET

Unless otherwise indicated, bits outside the register fields listed below are *do not care*, and will not change device configuration. Register read operations on such *do not care* fields will be 0. Registers are read/write unless indicated otherwise.

Table 1. XFER_REG (Write Only)

Address = 0x01		
Bit Field	Field Name	Description
15:0	XFER[15:0]	When PROTECT_REG_WR is set to 1, then a XFER_REG command is necessary to transfer the previous register write data into the appropriate address. Set this register to 0x00FF to perform a XFER_REG command.

Table 2. NOP

Address = 0x02		
Bit Field	Field Name	Description
15:0	NOP[15:0]	No Operation. A write to this register will not change any device configuration. This command indicates that the SPI connection is functioning and is used to avoid SPI_INACTIVE errors.

Table 3. WR_MODE

Address = 0x03; Default = 0x0000		
Bit Field	Field Name	Description
0	PROTECT_REG_WR	0: Register write data transfers to appropriate address immediately after CSB goes high. Default value. 1: Enable protected register transfers: all register writes require a subsequent XFER_REG command to finalize the loading of register data. Refer to OPTIONAL PROTECTED SPI WRITES

Table 4. DACCODE

Address = 0x04; Default = 0x2400, 0xE800		
Bit Field	Field Name	Description
15:0	DACCODE[15:0]	16-bit natural binary word, where D15 is the MSB, which indicates the desired DAC output code. Note the default value of this register is based on the state of the ERR_LVL pin during startup or reset.

Table 5. ERR_CONFIG

Address = 0x05; Default = 0x0102		
Bit Field	Field Name	Description
10:8	L_RETRY_TIME[2:0]	L_RETRY_TIME sets the time interval between successive attempts to reassert the desired DACCODE output current when a loop error is present. This has no effect if either MASK_LOOP_ERR is set to 1 or if DIS_RETRY_LOOP is set to 1. LOOP Retry time = (L_RETRY_TIME + 1) × 50 ms Default value = 1 (100 ms)
7	DIS_RETRY_LOOP	0: When a loop error is occurring, periodically attempt to send desired DACCODE output current instead of the set ERR_LOW current. The interval between attempts is set by L_RETRY_TIMER. Default value. 1: Do not periodically reassert DACCODE output when a loop error is present; reassert DACCODE after STATUS Register is read out.
6	MASK_LOOP_ERR	0: When a LOOP error is detected the DAC161S997 outputs the current indicated by ERR_LOW instead of DACCODE. Default value. 1: When a Loop Error is detected the DAC161S997 tries to maintain DACCODE current on pin OUT.

Table 5. ERR_CONFIG (continued)

Address = 0x05; Default = 0x0102		
Bit Field	Field Name	Description
5	DIS_LOOP_ERR_ERRB	0: When a LOOP error is detected the DAC161S997 drives ERRB pin low. Default value. 1: When a LOOP error is detected the DAC161S997 does not drive ERRB pin low.
4	MASK_SPI_ERR	0: SPI timeout errors change the OUT pin current to an error value, which is determined by ERR_LVL pin and contents of ERR_LOW or ERR_HIGH. Note: MASK_SPI_TOUT must be set to 0 for this to be reported. Default value. 1: SPI timeout errors do not change the OUT pin current to an error value.
3:1	SPI_TIMEOUT[2:0]	SPI_TIMEOUT sets the time interval for SPI timeout error reporting. After each SPI write command, an internal timer is reset; if no subsequent write occurs before the timer reaches SPI timeout, a SPI timeout error is reported. SPI_ERROR reporting is inhibited by setting MASK_SPI_TOUT. A NOP write is considered a valid write and resets the timer without changing the device configuration. $\text{SPI Timeout} = (\text{SPI_TIMEOUT} + 1) \times 50 \text{ ms}$ SPI_TIMEOUT default value = 1 (100 ms)
0	MASK_SPI_TOUT	0: SPI timeout error reporting is enabled. A SPI timeout error drives ERRB low when a SPI Timeout error occurs. Default value. 1: SPI timeout error reporting is inhibited.

Table 6. ERR_LOW

Address = 0x06; Default = 0x2400		
Bit Field	Field Name	Description
15:8	ERR_LOW[7:0]	Under some error conditions the output current corresponding to this value is the DAC output, regardless of the value of DACCODE. The ERR_LOW value is used as the upper byte of the DACCODE, while the lower byte is forced to 0x00. ERR_LOW must be between 0x00(0 mA) and 0x80(12 mA). The DAC161S997 ignores any value outside of that range and retains the previous value in the register. Refer to the ERROR DETECTION AND REPORTING section for additional details. The default value is 0x24, which corresponds to approximately 3.37 mA on pin OUT.

Table 7. ERR_HIGH

Address = 0x07; Default = 0xE800		
Bit Field	Field Name	Description
15:8	ERR_HIGH[7:0]	Under some error conditions the output current corresponding to this value is the DAC output, regardless of the value of DACCODE. The ERR_HIGH value is used as the upper byte of the DACCODE, while the lower byte is forced to 0x00. ERR_HIGH must be greater than or equal to 0x80 (12 mA). The DAC161S997 ignores any value below 0x80 and retains the previous value in the register. Refer to the ERROR DETECTION AND REPORTING section for additional details. The default value is 0xE8, which corresponds to approximately 21.8 mA on pin OUT.

Table 8. RESET

Address = 0x08		
Bit Field	Field Name	Description
15:0	RESET[15:0]	Write 0xC33C to the RESET register followed by a NOP to reset the device. All writable registers are returned to default values.

Table 9. STATUS (Read-Only)

Address = 0x09 or 0x7F		
Bit Field	Field Name	Description
7:5	DAC_RES[2:0]	DAC resolution On DAC161S997, returns a 111.
4	ERRLVL_PIN	Returns the state of the ERRLVL pin: 1 = ERRLVL pin is tied HIGH 0 = ERRLVL pin is tied LOW
3	FERR_STS	Frame-error status sticky bit 1 = A frame error has occurred since the last STATUS read. 0 = No frame error occurred since the last STATUS read. This error is cleared by reading the STATUS register. A frame error is caused by an incorrect number of clocks during a register write. A register write without an integer multiple of 24 clock cycles will cause a Frame error.
2	SPI_TIMEOUT_ERR	SPI time out error 1 = The SPI interface has not received a valid command within the interval set by SPI_TIMEOUT. 0 = The SPI interface has received a valid command within the interval set by SPI_TIMEOUT If this error occurs, it is cleared with a properly formatted write command to a valid address.
1	LOOP_STS	Loop status sticky bit 1 = A loop error has occurred since last read of STATUS. 0 = No loop error has occurred since last read of STATUS. Returns the loop error status. When the value in this register is 1, the DAC161S997 is unable to maintain the output current set by DACCODE at some point since the last STATUS read. This indicator clears after reading the STATUS register.
0	CURR_LOOP_STS	Current loop status 1 = A loop error is occurring. 0 = No loop error is occurring. Returns the current Loop error status. When the value in this register is 1, the DAC161S997 is unable to maintain the output current set by DACCODE.

APPLICATION INFORMATION

16-BIT DAC AND LOOP DRIVE

DC Characteristics

The DAC converts the 16-bit input code in the DACCODE registers to an equivalent current output. The $\Sigma\Delta$ DAC output is a current pulse which is then filtered by a third-order RC lowpass filter and boosted to produce the loop current (I_{LOOP}) at the device OUT pin.




Figure 9. Loop-Powered Transmitter

Figure 9 shows the principle of operation of the DAC161S997 in the Loop-Powered Transmitter (the circuit details are omitted for clarity). In Figure 9, I_D and I_A represent supply (quiescent) currents of the internal digital and analog blocks. I_{AUX} represents supply (quiescent) current of companion devices present in the system, such as the voltage regulator and the digital interface. Because both the control loop formed by the amplifier and the bipolar transistor force the voltage across R_1 and R_2 to be equal, under normal conditions, the I_{LOOP} is dependent only on I_{DAC} through the following relationship (see Equation 1).

$$I_{\text{LOOP}} = (1 + R_1 / R_2) I_{\text{DAC}}$$

where

$$I_{\text{DAC}} = f(\text{DACCODE}) \quad (1)$$

Although I_{LOOP} has a number of component currents, $I_{\text{LOOP}} = I_{\text{DAC}} + I_D + I_A + I_{\text{AUX}} + I_E$, only I_E is regulated by the loop to maintain the relationship shown in Equation 1. Because only the magnitude of I_E is controlled, not the direction, there is a lower limit to I_{LOOP} . This limit is dependent on the fixed components I_A and I_D , and on system implementation through I_{AUX} .




Figure 10. Self-Powered Transmitter

Figure 10 shows the variant of the transmitter where the local supply provides supply currents to the system blocks, and not the 4-20mA loop Self-Powered Transmitter. The same basic relationship between the I_{LOOP} and I_{DAC} continues, but the component currents of I_{LOOP} are only I_{DAC} and I_{E} .

DC Input-Output Transfer Function

The output current sourced by the OUT pin of the device is expressed by Equation 2.

$$I_{\text{LOOP}} = 24 \text{ mA} (\text{DACCODE} / 2^{16}) \quad (2)$$

The valid DACCODE range is the full 16-bit code space (0x0000 to 0xFFFF), resulting in the I_{DAC} range of 0 to approximately 12 μA , which, however, does not result in the I_{LOOP} range of 0 to 24 mA. The maximum output current sourced out of OUT pin, I_{LOOP} , is 24 mA. The minimum output current is dependent on the system implementation. The minimum output current is the sum of the supply currents of the DAC161S997 internal blocks, I_{A} , I_{D} , and companion devices present in the system, I_{AUX} . The last component current, I_{E} , is theoretically controlled down to 0, however, due to the stability considerations of the control loop, not allowing the I_{E} to drop below 200 μA is advised.

The graph in Figure 11 shows the DC transfer characteristic of the 4-20mA transmitter, including minimum current limits. The minimum current limit for the Loop-Powered Transmitter is typically around 400 μA ($I_{\text{D}} + I_{\text{A}} + I_{\text{AUX}} + I_{\text{E}}$). The minimum current limit for the Self-Powered Transmitter is typically around 200 μA (I_{E}). Typical values for I_{D} and I_{A} are listed in the ELECTRICAL CHARACTERISTICS table. I_{E} depends on the BJT device used.




Figure 11. DAC-DC Transfer Function

Loop Interface

The DAC161S997 cannot directly interface to the typical 4 - 20 mA loop due to the excessive loop supply voltage. The loop interface has to provide the means of stepping down the LOOP Supply to 3.6V. This can be accomplished with either a linear regulator (LDO) or switching regulator while keeping in mind that the regulator's quiescent current will have direct effect on the minimum achievable I_{LOOP} (see DC Input-Output Transfer Function).

The second component of the loop interface is the external NPN transistor (BJT). This device is part of the control circuit that regulates the transmitter's output current (I_{LOOP}). Since the BJT operates over the wide current range, spanning at least 4 - 20 mA, it is necessary to degenerate the emitter in order to stabilize transistor's transconductance (g_m). The degeneration resistor of 22 Ω is suggested in typical applications. For circuit details, see Figure 22.

The NPN BJT should not be replaced with an N-channel FET (Field Effect Transistor) for the following reasons: discrete FET's typically have high threshold voltages (V_T), in the order of 1.5V to 2V, which is beyond the BASE output maximum range; discrete FET's present higher load capacitance which may degrade system stability margins; and BASE output relies on the BJT's base current for biasing.

Loop Compliance

The maximum $V(\text{LOOP+}, \text{LOOP-})$ potential is limited by the choice of step-down regulator, and the external BJT's Collector Emitter breakdown voltage. For minimum $V(\text{LOOP+}, \text{LOOP-})$ potential consider TROUBLEFigure 10. Here, observe that $V(\text{LOOP+}, \text{LOOP-}) \cong \min(V_{CE}) + I_{\text{LOOP}}R_E + I_{\text{LOOP}}R_2 = \min(V_{CE}) + 0.53\text{V} + 0.96\text{V} = 3.66\text{V}$, at $I_{\text{LOOP}} = 24\text{mA}$. The voltage drop across internal R_2 is specified in [ELECTRICAL CHARACTERISTICS](#).

AC Characteristics

The approximate frequency dependent characteristics of the loop drive circuit can be analyzed using the circuit in [Figure 12](#):




Figure 12. Capacitances Affecting Control Loop

Here it is assumed that the internal amplifier dominates the frequency response of the system, and it has a single pole response. The BJT's response, in the bandwidth of the control loop, is assumed to be frequency independent and is characterized by the transconductance g_m and the output resistance r_o .

As in previous sections I_{DAC} and I_{AUX} represent the filtered output of the $\Sigma\Delta$ modulator and the quiescent current of the companion devices.

The circuit in [Figure 12](#) can be further simplified by omitting the on-board capacitances, whose effect will be discussed in [Stability](#), and by combining the amplifier, the external transistor and resistor R_E into one G_m block. The resulting circuit is shown in [Figure 13](#).

By assuming that the BJT's output resistance (r_o) is large, the loop current I_{LOOP} can be expressed as:

$$I_{\text{LOOP}} = I_{\text{AUX}} + A(s)G_m V_e \quad (3)$$




Figure 13. AC Analysis Model of a Transmitter

The sum of voltage drops around the path containing R_1 , R_2 and v_e is:

$$v_e = I_{DAC} R_1 - [I_{AUX} + A(s) G_m v_e - I_{DAC}] R_2 \quad (4)$$

an assumption is made on the response of the internal amplifier::

$$A(s) = \frac{A_0 \omega_0}{s} \quad (5)$$

By combining the above the final expression for the I_{LOOP} as a function of 2 inputs I_{DAC} and I_{AUX} is:

$$I_{LOOP} = I_{DAC} \left(1 + \frac{R_1}{R_2} \right) \frac{A_0 G_m R_2 \omega_0}{s + A_0 G_m R_2 \omega_0} + I_{AUX} \frac{s}{s + A_0 G_m R_2 \omega_0}$$

$A_0 G_m R_2 \omega_0$

(6)

The result above reveals that there are 2 distinct paths from the inputs I_{DAC} and I_{AUX} to the output I_{LOOP} . I_{DAC} follows the low-pass, and the I_{AUX} follows the high-pass path.

In both cases the corner frequency is dependent on the effective transconductance, G_m , of the external transistor. This implies that control loop dynamics could vary with the output current I_{LOOP} if G_m were allowed to be just native device transconductance g_m . This undesirable behavior is mitigated by the degenerating resistor R_E which stabilizes G_m as follows:

$$G_m \cong \frac{1}{\frac{1}{g_m} + R_E} \cong \frac{1}{R_E} \quad (7)$$

This results in the frequency response which is largely independent of the output current I_{LOOP} :

$$I_{LOOP} = I_{DAC} \left(1 + \frac{R_1}{R_2} \right) \frac{A_0 \frac{R_2}{R_E} \omega_0}{s + A_0 \frac{R_2}{R_E} \omega_0} + I_{AUX} \frac{s}{s + A_0 \frac{R_2}{R_E} \omega_0} \quad (8)$$

While the bandwidth of the I_{DAC} path may not be of great consequence given the low frequency nature of the 4-20 mA current loop systems, the location of the pole in the I_{AUX} path directly affects PSRR of the transmitter circuit. This is further discussed in [PSRR](#).

Step Response

The transient input-output characteristics of the DAC161S997 are dominated by the response of the RC filter at the output of the $\Sigma\Delta$ DAC. Settling times due to step input are shown in [TYPICAL PERFORMANCE CHARACTERISTICS](#).

Output Impedance

The output impedance is described as:

$$R_{OUT} = \frac{\Delta V_{LOOP}}{\Delta I_{LOOP}} \quad (9)$$

By considering the circuit in [Figure 13](#), and setting $I_{DAC} = I_{AUX} = 0$, the following expression can be obtained:

$$R_{OUT}(s) = R_2 + [1 + A(s) G_m R_2] r_o \quad (10)$$

As in [AC Characteristics](#) an assumption can be made on the frequency response of the internal amplifier, and the effective transconductance G_m should be stabilized with external R_E leading to:

$$R_{OUT}(s) \approx \frac{A_0 \left(\frac{R_2}{R_E} \right) \omega_0 r_o}{s} \quad (11)$$

The output impedance of the transmitter is a product of the external BJT's output resistance r_o , and the frequency characteristics of the internal amplifier. At low frequencies this results in a large impedance that does not significantly affect the output current accuracy.

PSRR

Power Supply Rejection Ratio is defined as the ability of the current control loop to reject the variations in the supply current of the companion devices, I_{AUX} . Specifically:

$$PSRR = 20 \times \log_{10} \left(\frac{\Delta I_{LOOP}}{\Delta I_{AUX}} \right) \quad (12)$$

It was shown in [AC Characteristics](#) that the I_{AUX} affects I_{LOOP} via the high-pass path whose corner frequency is dependent on the effective G_m of the external BJT. If that dependence was not mitigated with the degenerating resistor R_E , the PSRR would be degraded at low output current I_{LOOP} .

The typical PSRR performance of the transmitter shown in [Figure 7](#) is shown in [TYPICAL PERFORMANCE CHARACTERISTICS](#).

Stability

The current control loop's stability is affected by the impedances present in the system. [Figure 12](#) shows the simplified diagram of the control loop, formed by the on-board amplifier and an external BJT, and the lumped capacitances C_{X1} through C_{X4} that model any other external elements.

C_{X1} typically represents a local step-down regulator, or LDO, and any other companion devices powered from the LOOP+. This capacitance reduces the stability margins of the control loop, and therefore it should be limited. R_{X1} can be used to isolate C_{X1} from LOOP+ node and thus remedy the stability margin reduction. If $R_{X1} = 0$, C_{X1} cannot exceed 10 nF. $R_{X1} = 200\Omega$ is recommended if it can be tolerated. Minimum $R_{X1} = 40\Omega$ if C_{X1} exceeds 10 nF.

C_{X3} also adversely affects stability of the loop and it must be limited to 20 pF. C_{X4} affects the control loop in the same way as C_{X1} , and it should be treated in the same way as C_{X1} . C_{X2} is the only capacitance that improves stability margins of the control loop. Its maximum size is limited only by the safety requirements.

Stability is a function of I_{LOOP} as well. Since I_{LOOP} is approximately equal to the collector current of the external BJT, G_m of the BJT, and thus loop dynamics, depend on I_{LOOP} . This dependence can be reduced by degenerating the emitter of the BJT with a small resistance as discussed in [Loop Interface](#). Inductance in series with the LOOP+ and LOOP– do not significantly affect the control loop.

Noise and Ripple

The output of the DAC is a current pulse train. The transition density varies throughout the DAC input code range (I_{LOOP} range). At the extremes of the code range, the transition density is the lowest which results in low frequency components of the DAC output passing through the RC filter. Hence, the magnitude of the ripple present in I_{LOOP} is the highest at the ends of the transfer characteristic of the device (see [TYPICAL PERFORMANCE CHARACTERISTICS](#)).

It should be noted that at wide noise measurement bandwidth, it is the ripple due to the $\Sigma\Delta$ modulator that dominates the noise performance of the device throughout the entire code range of the DAC. This results in the "U" shaped noise characteristic as a function of output current. At narrow bandwidths, and particularly at mid-scale output currents, it is the amplifier driving the external BJT that starts to dominate as a noise source.

Digital Feedthrough

Digital feedthrough is indiscernible from the ripple induced by the $\Sigma\Delta$ modulator.

HART Signal Injection

The HART specification requires minimum suppression of the sensor signal in the HART signal band (1-2 kHz) of about 60 dB. The filter in [Figure 14](#) below meets that requirement.




Figure 14. HART Signal Injection

RC Filter Limitation

In an effort to speed up the transient response of the device the user can reduce the capacitances associated with the low-pass filter at the output of the $\Sigma\Delta$ modulator. However, to maintain stability margins of the current control loop it is necessary to have at least $C_1 = C_2 = C_3 = 1\text{nF}$.

Serial Interface

The 4-wire interface is compatible with SPI, QSPI, and MICROWIRE, as well as most DSPs. See the [SPI Timing Diagrams](#) section for timing information about the read and write sequences. The serial interface is comprised of CSB, SCLK, SDIs and SDO. The DAC161S997 supports both Mode 0 and Mode 3 of the SPI protocol.

A bus transaction is initiated by the falling edge of CSB. When CSB is low, the input data is sampled at the SDI pin by the rising edge of the SCLK. The output data is asserted on the SDO pin at the falling edge of SCLK.

A valid transfer requires an integer multiple of 24 SCLK cycles. If CSB is raised before the 24th rising edge of the SCLK, the transfer aborts and a Frame Error is reported. If CSB is held low after the 24th falling edge of the SCLK and additional SCLK edges occur, the data continues to flow through the FIFO and out the SDO pin. When CSB transitions high, the internal controller decodes the most recent 24 bits that were received before the rising edge of CSB. CSB must transition to high after an integer multiple of 24 clock cycles, otherwise a Frame Error is reported and the transaction is considered invalid. When a valid number of SCLK pulses occur with CSB low, the DAC then performs the requested operation after CSB transitions high.




Figure 15.

The acquired data is shifted into an internal 24-bit shift register (MSB first) which is configured as a 24-bit deep FIFO. As the data is being shifted into the FIFO via the SDI pin, the prior contents of the register are being shifted out through the SDO output. While CSB is high, SDO is in a high Z-state. At the falling edge of CSB, SDO presents the MSB of the data present in the shift register. SDO is updated on every subsequent falling edge of SCLK.

NOTE

The first SDO transition will happen on the first falling edge AFTER the first rising edge of SCLK when CSB is low.

The 24 bits of data contained in the FIFO are interpreted as an 8-bit COMMAND word followed by 16-bits of DATA. The general format of the 24-bit data stream is shown in [Figure 16](#). Complete instruction set is tabulated in the [REGISTER SET](#) Section.




Figure 16.

SPI Write

SPI write operation is used to change the state of the device. Handshaking does not occur between the master and the slave (DAC161S997), and the master must control the communication on the following inputs: SCLK, CSB, SDI. The format of the data transfer is described in the [Serial Interface](#) section.

A write is composed of two sections, 8-bits corresponding to a command and 16-bits of data. A command is simply the address of the desired register to update. Note that some registers are read-only; a write to these registers will have no effect on the device operation and the register contents will not change. The user instruction set is shown in the [REGISTER SET](#) section.

During power up or device reset, the register contents of all writable registers are set to the listed values in the [REGISTER SET](#) section.

If the DAC161S997 is used in a highly noisy environment in which SPI errors are potentially an issue, the DAC161S997 supports a more robust protocol (see [OPTIONAL PROTECTED SPI WRITES](#)).

SPI Read

The read operation requires all 4 wires of the SPI interface, which are SCLK, SCB, SDI, and SDO. The simplest READ operation occurs automatically during any valid transaction on the SPI bus because the SDO pin of DAC161S997 always shifts out the contents of the internal FIFO. Therefore the data being shifted in to the FIFO is verified by initiating another transaction and acquiring data at SDO, allowing only for the verification of FIFO contents.

The internal registers are accessed by the user through a register read command. A register read command is formed by setting bit 7 of the command to 1(effectively ORing with 0x80) with the address of the desired register to be read and sending the resulting 8 bits as the command (see [REGISTER SET](#)). For example, the register read command of the STATUS register (address 0x05) would be 0x85.

A register read requires two SPI transactions to recover the register data. The first transaction shifts in the register read command; an 8-bits of command byte followed by 16-bits of *dummy* data. The register read command transfers the contents of the internal register into the FIFO. The second transaction shifts out the FIFO contents; an 8-bit command byte (which is a copy of previous transaction) followed by the register data. The Register Read operation is shown in [Figure 17](#).




Figure 17.

ERROR DETECTION AND REPORTING

By default, the DAC161S997 detects and reports several types of errors.

Loop Error

A loop error occurs when the device is unable to sustain the required output current at OUT pin, typically caused by a drop in loop supply, or an increase in load impedance.

When a loop error occurs, the DAC161S997 changes the OUT-pin current to the value in the ERROR_LOW register, unless the MASK_LOOP_ERR is set to 1. If the MASK_LOOP_ERR is not set, then the device also periodically attempts to reassert the OUT current set in DACCODE by default. If the DACCODE-current output is set, the DAC161S997 then stops reporting a loop error. The interval between reasserts is controlled by the L_RETRY_TIME field in the ERROR_CONFIG register. If the DIS_RETRY_LOOP field in the ERROR_CONFIG register is changed to 1, the device does not periodically check the loop and, instead, only checks the loop after a read of the ERR_STATUS (0x09) register. If the loop error is not resolved, then the loop-error current persists.

When a loop error occurs, the DAC161S997 sets the CURR_LOOP_STATUS and LOOP_STATUS fields in the STATUS register to 1. The LOOP_STATUS field remains set to 1 until the STATUS register is read or the device is reset. If the loop error is cleared, either by the device reasserting the loop current or by changing the OUT current, then the CURR_LOOP_STATUS field clears.

SPI Timeout Error (Channel Error)

The DAC161S997 expects to receive periodic SPI write commands to ensure that the SPI connection is functioning normally. If no SPI write command occurs within the time indicated by the SPI_TIMEOUT field in the ERROR_CONFIG register, the device reports a SPI timeout error. Note that the SPI write command must be properly formatted to avoid SPI Timeout errors (such as a write command that generates a frame error does not prevent an imminent SPI Timeout error).

SPI Timeout error reporting is inhibited by MASK_SPI_TOUT. SPI Timeout errors are not reported on the loop if MASK_SPI_ERR is set to 1.

Note that a write command to address 0 is not considered a valid write command and will not prevent a SPI Timeout error.

Frame Error

If a SPI write command has an incorrect number of SCLK pulses, the device reports a frame error. The number of SCLK pulses must be an integer and a multiple of 24. A frame error is always reported by ERRB being pulled low. A frame error does not affect the loop current.

Error Reporting

The DAC161S997 reports errors in 3 different ways, by changing the OUT pin current, pulling the ERRB pin low, and by updating the read-only register STATUS. The reporting on ERRB and OUT pin is customized by setting the ERROR_CONFIG register.

The ERRB pin connects to a GPIO pin on the microcontroller to function as an interrupt if an error occurs.

If a Loop error and a SPI Timeout error occur simultaneously and the device is configured with conflicting error output currents, the OUT pin current reports the Loop Error.

	STATUS Register	Loop Reporting	ERRB Reporting
Frame Error	Reported in FERR_STS	Not reported	Always reported
Loop Error	Reported in LOOP_STS and CURR_LOOP_STS	Reported by default unless ERR_CONFIG:MASK_LOOP_ERR is set to 1	Reported by default unless ERR_CONFIG:DIS_LOOP_ERR_ERRB is set to 1
SPI Timeout Error	Reported in SPI_TIMEOUT_ERR	Reported by default unless either ERR_CONFIG:MASK_SPI_ERR or ERR_CONFIG:MASK_SPI_TOUT are set to 1	Reported by default unless ERR_CONFIG:MASK_SPI_TOUT is set to 1

Alarm Current

By default, the DAC161S997 reports faults to the plant controller by forcing the OUT current into one of two error bands. The error current bands are defined as either greater than 20 mA, or less than 4 mA. Loop errors are reported by setting current of ERR_LOW.

If SPI Timeout Errors are reported on the loop (this is the default; it can be changed by setting the register ERR_CONFIG:MASK_LOOP_ERR), the error band is controlled by the ERR_LVL pin. When ERR_LVL is tied to the COMD voltage, the ERR_LOW current is the reporting current. If ERR_LVL is tied to VD then the ERR_HIGH current is the current-on pin, OUT, if a SPI timeout error occurs.

The exact value of the output current used to indicate fault is dictated by the contents of ERR_HIGH and ERR_LOW registers.

In the case of a conflicting alarm-current setting (such as a loop error and SPI timeout error occurring simultaneously and ERR_LVL is tied high), the current-on pin, OUT, is determined by ERR_LOW current.

OPTIONAL PROTECTED SPI WRITES

The DAC161S997 supports an optional SPI protocol intended to provide robust support against SPI write errors.

When PROTECT_REG_WR is set to 1, all register writes require a subsequent XFER_REG command (a write of 0x00FF to XFER_REG[0x01]) to load the transferred data into the register address (see [Figure 18](#)). This requirement provides protection against write errors in an electrically noisy environment.




Figure 18. Protected SPI writes

SPI Write Error Correction

To minimize the chance of a SPI write error, TI recommends to append a NOP command onto the end of every register write sequence to verify that the XFER_REG is properly executed, as shown in [Figure 19](#).




Figure 19. Protected SPI writes with NOP command

The XFER_REG command combined with the automatic SDO loopback of the previous SPI write data prevents loading of incorrect data into a register. If the loopback indicates a communication error has occurred (see [Figure 20](#)), the CSB pin is held low and the previous write command is repeated. Although the second SPI transaction had 48 SCLK pulses instead of 24 pulses, this is not considered a frame error. A frame error is indicated when the number of SCLK pulses is not an integer multiple of 24.




Figure 20. Detection of error in Register Load

If a communication error occurs in the XFER_REG command, it is detected during the trailing NOP command (see Figure 21). Although the register load is incomplete, the device has not changed operations. Repeat the original data and XFER_REG command.




Figure 21. Detection of Error in Register Readback

Application Circuit Examples




Figure 22.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC161S997RGHR	ACTIVE	WQFN	RGH	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	161S997	Samples
DAC161S997RGHT	ACTIVE	WQFN	RGH	16	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	161S997	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC161S997RGHR	WQFN	RGH	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
DAC161S997RGHT	WQFN	RGH	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC161S997RGHR	WQFN	RGH	16	4500	367.0	367.0	35.0
DAC161S997RGHT	WQFN	RGH	16	250	213.0	191.0	55.0

RGH0016A



DIMENSIONS ARE IN MILLIMETERS
 DIMENSIONS IN () FOR REFERENCE ONLY

RECOMMENDED LAND PATTERN



SQA16A (Rev A)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com