DS90UR903Q/DS90UR904Q 10 - 43MHz 18 Bit Color FPD-Link II Serializer and Deserializer

Check for Samples: DS90UR903Q, DS90UR904Q

FEATURES

- **10 MHz to 43 MHz Input PCLK Support**
- **210 Mbps to 903 Mbps Data Throughput**
- **Single Differential Pair Interconnect**
- **Embedded Clock with DC Balanced Coding to Support AC-coupled Interconnects**
- **Capable to Drive up to 10 meters Shielded Twisted-Pair**
- **I^2C Compatible Serial Interface for Device Configuration**
- **Single Hardware Device Addressing Pin**
- **LOCK Output Reporting Pin to Validate Link Integrity**
- **Integrated Termination Resistors**
- **1.8V- or 3.3V-compatible Parallel Bus Interface**
- **Single Power Supply at 1.8V**
- **ISO 10605 ESD and IEC 61000-4-2 ESD Compliant**
- **Automotive Grade Product: AEC-Q100 Grade 2 Qualified**
- **Temperature Range −40°C to +105°C**
- **No Reference Clock Required on Deserializer**
- **Programmable Receive Equalization**
- **EMI/EMC Mitigation**
  - **DES Programmable Spread Spectrum (SSCG) outputs**
  - **DES Receiver Staggered Outputs**

APPLICATIONS

- **Automotive Display Systems**
  - **Central Information Displays**
  - **Navigation Displays**
  - **Rear Seat Entertainment**

DESCRIPTION

The DS90UR903Q/DS90UR904Q chipset offers a FPD-Link II interface with a high-speed forward channel for data transmission over a single differential pair. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE). The serializer converts 21 bit data over a single high-speed serial stream. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

The Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The Serializer is offered in a 40-pin WQFN package and the Deserializer is offered in a 48-pin WQFN package.

Typical Application Diagram



Figure 1. Typical Application Circuit

Block Diagrams



Figure 2. Block Diagram



Figure 3. Application Block Diagram

DS90UR903Q Pin Diagram



Figure 4. Serializer – DS90UR903Q 40-Pin WQFN (RTA Package)

DS90UR903Q SERIALIZER PIN DESCRIPTIONS

Pin Name	Pin No.	I/O, Type	Description
LVCMOS PARALLEL INTERFACE			
DIN[20:0]	5, 4, 3, 2, 1, 40, 39, 38, 37, 36, 35, 33, 32, 30, 29, 28, 27, 26, 25, 24, 23	Inputs, LVCMOS w/ pull down	Parallel data inputs.
PCLK	6	Input, LVCMOS w/ pull down	Pixel Clock Input Pin. Strobe edge set by TRFB control register.
SERIAL CONTROL BUS - I^2C COMPATIBLE			
SCL	7	Input, Open Drain	Clock line for the serial control bus communication SCL requires an external pull-up resistor to V_{DDIO}.
SDA	8	Input/Output, Open Drain	Data line for the serial control bus communication SDA requires an external pull-up resistor to V_{DDIO}.
MODE	12	Input, LVCMOS w/ pull down	I^2C Mode select MODE = H, -**REQUIRED**. The MODE pin must be set HIGH to allow I^2C configuration of the serializer.
ID[x]	9	Input, analog	Device ID Address Select Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 3
CONTROL AND CONFIGURATION			
PDB	13	Input, LVCMOS w/ pull down	Power down Mode Input Pin. PDB = H, Serializer is enabled and is ON. PDB = L, Serailizer is in Power Down mode. When the Serializer is in Power Down, the PLL is shutdown, and IDD is minimized. Programmed control register data are NOT retained and reset to default values
RES	10, 11	Input, LVCMOS w/ pull down	Reserved. This pin MUST be tied LOW.
NC	22, 21, 20, 19		No Connect

DS90UR903Q SERIALIZER PIN DESCRIPTIONS (continued)

Pin Name	Pin No.	I/O, Type	Description
FPD-LINK II INTERFACE			
DOUT+	17	Output, CML	Non-inverting differential output. The interconnect must be AC Coupled with a 100 nF capacitor.
DOUT-	16	Output, CML	Inverting differential output. The interconnect must be AC Coupled with a 100 nF capacitor.
POWER AND GROUND			
VDDPLL	14	Power, Analog	PLL Power, 1.8V ±5%
VDDT	15	Power, Analog	Tx Analog Power, 1.8V ±5%
VDDCML	18	Power, Analog	CML Power, 1.8V ±5%
VDDD	34	Power, Digital	Digital Power, 1.8V ±5%
VDDIO	31	Power, Digital	Power for I/O stage. The single-ended inputs and SDA, SCL are powered from V_{DDIO}. V_{DDIO} can be connected to a 1.8V ±5% or 3.3V ±10%
VSS	DAP	Ground, DAP	DAP must be grounded. DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connected to the ground plane (GND) with at least 16 vias.

DS90UR904Q Pin Diagram

Top View



Figure 5. Deserializer - DS90UR904Q 48-Pin WQFN (RHS Package)

DS90UR904Q DESERIALIZER PIN DESCRIPTIONS

Pin Name	Pin No.	I/O, Type	Description
LVCMOS PARALLEL INTERFACE			
ROUT[20:0]	5, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28	Outputs, LVCMOS	Parallel data outputs.
PCLK	4	Output, LVCMOS	Pixel Clock Output Pin. Strobe edge set by RRFB control register.
SERIAL CONTROL BUS - I^2C COMPATIBLE			
SCL	2	Input, Open Drain	Clock line for the serial control bus communication SCL requires an external pull-up resistor to V_{DDIO}.
SDA	1	Input/Output, Open Drain	Data line for the serial control bus communication SDA requires an external pull-up resistor to V_{DDIO}.
MODE	47	Input, LVCMOS w/ pull up	I^2C Mode select MODE = H -**REQUIRED**. The MODE pin must be set HIGH to allow I^2C configuration of the deserializer.
ID[x]	9	Input, analog	Device ID Address Select Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 4
CONTROL AND CONFIGURATION			
PDB	35	Input, LVCMOS w/ pull down	Power down Mode Input Pin. PDB = H, Deserializer is enabled and is ON. PDB = L, Deserializer is in Power Down mode. When the Deserializer is in Power Down. Programmed control register data are NOT retained and reset to default values.
LOCK	34	Output, LVCMOS	LOCK Status Output Pin. LOCK = H, PLL is Locked, outputs are active LOCK = L, PLL is unlocked, ROUT and PCLK output states are controlled by OSS_SEL control register. May be used as Link Status.
RES	37, 38, 39, 43, 44, 46	-	Reserved. Pin 46: This pin MUST be tied LOW. Pin 37, 43, 44: Leave pin open. Pins 38, 39: Route to test point or leave open if unused.
NC	30, 31, 32, 33		No Connect
FPD-LINK II INTERFACE			
RIN+	41	Input, CML	Noninverting differential input. The interconnect must be AC Coupled with a 100 nF capacitor.
RIN-	42	Inputt, CML	Inverting differential input. The interconnect must be AC Coupled with a 100 nF capacitor.
POWER AND GROUND			
VDDSSCG	3	Power, Digital	SSCG Power, 1.8V ±5% Power supply must be connected regardless if SSCG function is in operation.
VDDIO1/2/3	29, 20, 7	Power, Digital	LVCMOS I/O Buffer Power, The single-ended outputs and control input are powered from V_{DDIO}. V_{DDIO} can be connected to a 1.8V ±5% or 3.3V ±10%
VDDD	17	Power, Digital	Digital Core Power, 1.8V ±5%
VDDR	36	Power, Analog	Rx Analog Power, 1.8V ±5%
VDDCML	40	Power, Analog	1.8V ±5%
VDDPLL	45	Power, Analog	PLL Power, 1.8V ±5%
VSS	DAP	Ground, DAP	DAP must be grounded. DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connected to the ground plane (GND) with at least 16 vias.

Absolute Maximum Ratings[1][2]

Supply Voltage – V_{DDn} (1.8V)			−0.3V to +2.5V
Supply Voltage – V_{DDIO}			−0.3V to +4.0V
LVCMOS Input Voltage I/O Voltage			−0.3V to + (VDDIO + 0.3V)
CML Driver I/O Voltage (V_{DD})			−0.3V to +(V_{DD} + 0.3V)
CML Receiver I/O Voltage (V_{DD})			−0.3V to (V_{DD} + 0.3V)
Junction Temperature			+150°C
Storage Temperature			−65°C to +150°C
Maximum Package Power Dissipation Capacity			$1/\theta_{JA}$ °C/W above +25°
Package Derating:	DS90UR903Q 40L WQFN	θ_{JA}*(based on 16 thermal vias)*	30.7 °C/W
		θ_{JC}*(based on 16 thermal vias)*	6.8 °C/W
	DS90UR904Q 48L WQFN	θ_{JA}*(based on 16 thermal vias)*	26.9 °C/W
		θ_{JC}*(based on 16 thermal vias)*	4.4 °C/W
Air Discharge (DOUT+, DOUT-, RIN+, RIN-)			≥±25 kV
Contact Discharge (DOUT+, DOUT-, RIN+, RIN-)			≥±10 kV
ESD Rating (ISO10605)			R_D = 330Ω, C_S = 150/330pF
ESD Rating (ISO10605)			R_D = 2KΩ, C_S = 150/330pF
Air Discharge (DOUT+, DOUT-, RIN+, RIN-)			≥±15 kV
Contact Discharge (DOUT+, DOUT-, RIN+, RIN-)			≥±10 kV
ESD Rating (HBM)			≥±8 kV
ESD Rating (CDM)			≥±1 kV
ESD Rating (MM)			≥±250 V
For soldering specifications: see http://www.ti.com/lit/SNOA549			

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional; the device should not be operated beyond such conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

		Min	Nom	Max	Units
Supply Voltage (V_{DDn})		1.71	1.8	1.89	V
LVCMOS Supply Voltage (V_{DDIO})		1.71	1.8	1.89	V
LVCMOS Supply Voltage (V_{DDIO})		3.0	3.3	3.6	V
Supply Noise	V_{DDn} (1.8V)			25	mVp-p
	V_{DDIO} (1.8V)			25	mVp-p
	V_{DDIO} (3.3V)			50	mVp-p
Operating Free Air Temperature (T_A)		-40	+25	+105	°C
PCLK Clock Frequency		10		43	MHz

Electrical Characteristics (1)(2)(3)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
LVCMOS DC SPECIFICATIONS 3.3V I/O (SER INPUTS, DES OUTPUTS, CONTROL INPUTS AND OUTPUTS)						
V_{IH}	High Level Input Voltage	V_{IN} = 3.0V to 3.6V	2.0		V_{IN}	V
V_{IL}	Low Level Input Voltage	V_{IN} = 3.0V to 3.6V	GND		0.8	V
I_{IN}	Input Current	V_{IN} = 0V or 3.6V V_{IN} = 3.0V to 3.6V	-20	±1	+20	µA
V_{OH}	High Level Output Voltage	V_{DDIO} = 3.0V to 3.6V I_{OH} = -4 mA	2.4		V_{DDIO}	V
V_{OL}	Low Level Output Voltage	V_{DDIO} = 3.0V to 3.6V I_{OL} = +4 mA	GND		0.4	V
I_{OS}	Output Short Circuit Current	V_{OUT} = 0V		-39		mA
I_{OZ}	TRI-STATE Output Current	PDB = 0V, V_{OUT} = 0V or V_{DD}	-20	±1	+20	µA
LVCMOS DC SPECIFICATIONS 1.8V I/O (SER INPUTS, DES OUTPUTS, CONTROL INPUTS AND OUTPUTS)						
V_{IH}	High Level Input Voltage	V_{IN} = 1.71V to 1.89V	0.65 V_{IN}		V_{IN} +0.3	V
V_{IL}	Low Level Input Voltage	V_{IN} = 1.71V to 1.89V	GND		0.35 V_{IN}	
I_{IN}	Input Current	V_{IN} = 0V or 1.89V V_{IN} = 1.71V to 1.89V	-20	±1	+20	µA
V_{OH}	High Level Output Voltage	V_{DDIO} = 1.71V to 1.89V I_{OH} = −4 mA	V_{DDIO} - 0.45		V_{DDIO}	V
V_{OL}	Low Level Output Voltage	V_{DDIO} = 1.71V to 1.89V I_{OL} = +4 mA	GND		0.45	V
I_{OS}	Output Short Circuit Current	V_{OUT} = 0V		-20		mA
I_{OZ}	TRI-STATE Output Current	PDB = 0V, V_{OUT} = 0V or V_{DD}	-20	±1	+20	µA

(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(2) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

(3) Typical values represent most likely parametric norms at 1.8V or 3.3V, T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

Electrical Characteristics[1][2][3] (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
CML DRIVER DC SPECIFICATIONS (DOUT+, DOUT-)							
$\|V_{OD}\|$	Output Differential Voltage	R_T = 100Ω, Figure 10		268	340	412	mV
ΔV_{OD}	Output Differential Voltage Unbalance	R_L = 100Ω			1	50	mV
V_{OS}	Output Differential Offset Voltage	R_L = 100Ω Figure 10		$V_{DD\ (MIN)}$ - $V_{OD\ (MAX)}$	V_{DD} - V_{OD}	$V_{DD\ (MAX)}$ - $V_{OD\ (MIN)}$	V
ΔV_{OS}	Offset Voltage Unbalance	R_L = 100Ω			1	50	mV
I_{OS}	Output Short Circuit Current	DOUT+/- = 0V			-27		mA
R_T	Differential Internal Termination Resistance	Differential across DOUT+ and DOUT-		80	100	120	Ω
CML RECEIVER DC SPECIFICATIONS (RIN+, RIN-)							
V_{TH}	Differential Threshold High Voltage	Figure 12				+90	mV
V_{TL}	Differential Threshold Low Voltage			-90			
V_{IN}	Differential Input Voltage Range	RIN+ - RIN-		180			mV
I_{IN}	Input Current	V_{IN} = V_{DD} or 0V, V_{DD} = 1.89V		-20	±1	+20	µA
R_T	Differential Internal Termination Resistance	Differential across RIN+ and RIN-		80	100	120	Ω
SER/DES SUPPLY CURRENT *DIGITAL, PLL, AND ANALOG VDD							
I_{DDT}	Serializer (Tx) VDDn Supply Current (includes load current)	R_T = 100Ω WORST CASE pattern Figure 7	VDDn = 1.89V PCLK = 43 MHz Default Registers		62	90	mA
		R_T = 100Ω RANDOM PRBS-7 pattern			55		
I_{DDIOT}	Serializer (Tx) VDDIO Supply Current (includes load current)	R_T = 100Ω WORST CASE pattern Figure 7	VDDIO = 1.89V PCLK = 43 MHz Default Registers		2	5	mA
			VDDIO = 3.6V PCLK = 43 MHz Default Registers		7	15	
I_{DDTZ}	Serializer (Tx) Supply Current Power-down	PDB = 0V; All other LVCMOS Inputs = 0V	V_{DDn} = 1.89V		370	775	µA
I_{DDIOTZ}			V_{DDIO} = 1.89V		55	125	
			V_{DDIO} = 3.6V		65	135	

Electrical Characteristics[1][2][3] (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
I_{DDR}	Deserializer (Rx) VDDn Supply Current (includes load current)	V_{DDn} = 1.89V C_L = 8 pF WORST CASE Pattern Figure 7	PCLK = 43 MHz SSCG[3:0] = ON Default Registers		60	96	mA
		V_{DDn} = 1.89V C_L = 8 pF RANDOM PRBS-7 Pattern	PCLK = 43 MHz Default Registers		53		
I_{DDIOR}	Deserializer (Rx) VDDIO Supply Current (includes load current)	V_{DDIO} = 1.89V C_L = 8 pF WORST CASE Pattern Figure 7	PCLK = 43 MHz Default Registers		21	32	
		V_{DDIO} = 3.6V C_L = 8 pF WORST CASE Pattern	PCLK = 43 MHz Default Registers		49	83	
I_{DDRZ}	Deserializer (Rx) Supply Current Power-down	PDB = 0V; All other LVCMOS Inputs = 0V	V_{DDn} = 1.89V		42	400	µA
I_{DDIORZ}			V_{DDIO} = 1.89V		8	40	
			V_{DDIO} = 3.6V		350	800	

Recommended Serializer Timing for PCLK[1]

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{TCP}	Transmit Clock Period	10 MHz – 43 MHz	23.3	T	100	ns
t_{TCIH}	Transmit Clock Input High Time		0.4T	0.5T	0.6T	ns
t_{TCIL}	Transmit Clock Input Low Time		0.4T	0.5T	0.6T	ns
t_{CLKT}	PCLK Input Transition Time Figure 13		0.5		3	ns
f_{OSC}	Internal oscillator clock source			25		MHz

(1) Recommended Input Timing Requirements are input specifications and not tested in production.

Serializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{LHT}	CML Low-to-High Transition Time	R_L = 100Ω Figure 8		150	330	ps
t_{HLT}	CML High-to-Low Transition Time	R_L = 100Ω Figure 8		150	330	ps
t_{DIS}	Data Input Setup to PCLK	Serializer Data Inputs Figure 14	2.0			ns
t_{DIH}	Data Input Hold from PCLK		2.0			ns
t_{PLD}	Serializer PLL Lock Time	R_L = 100Ω (1) (2)		1	2	ms
t_{SD}	Serializer Delay	R_T = 100Ω PCLK = 10–43 MHz Register 0x03h b[0] (TRFB = 1) Figure 16	6.386T + 5	6.386T + 12	6.386T + 19.7	ns
t_{JIND}	Serializer Output Deterministic Jitter	Serializer output intrinsic deterministic jitter . Measured (cycle-cycle) with PRBS-7 test pattern PCLK = 43 MHz (3) (4)		0.13		UI
t_{JINR}	Serializer Output Random Jitter	Serializer output intrinsic random jitter (cycle-cycle). Alternating-1,0 pattern. PCLK = 43 MHz (3) (4)		0.04		UI
t_{JINT}	Peak-to-peak Serializer Output Jitter	Serializer output peak-to-peak jitter includes deterministic jitter, random jitter, and jitter transfer from serializer input. Measured (cycle-cycle) with PRBS-7 test pattern. PCLK = 43 MHz (3) (4)		0.396		UI
λ_{STXBW}	Serializer Jitter Transfer Function -3 dB Bandwidth	PCLK = 43 MHz Default Registers Figure 22 (3)		1.90		MHz
δ_{STX}	Serializer Jitter Transfer Function (Peaking)	PCLK = 43 MHz Default Registers Figure 22 (3)		0.944		dB
δ_{STXf}	Serializer Jitter Transfer Function (Peaking Frequency)	PCLK = 43 MHz Default Registers Figure 22 (3)		500		kHz

(1) t_{PLD} and t_{DDLT} is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK
(2) Specification is ensured by design.
(3) Typical values represent most likely parametric norms at 1.8V or 3.3V, T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
(4) UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.

Deserializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Typ	Max	Units
t_{RCP}	Receiver Output Clock Period	$t_{RCP} = t_{TCP}$	PCLK	23.3	T	100	ns
t_{PDC}	PCLK Duty Cycle	Default Registers SSCG[3:0] = OFF	PCLK	45	50	55	%
t_{CLH}	LVCMOS Low-to-High Transition Time	V_{DDIO}: 1.71V to 1.89V or 3.0 to 3.6V, C_L = 8 pF (lumped load) Default Registers Figure 18 (1)	PCLK	1.3	2.0	2.8	ns
t_{CHL}	LVCMOS High-to-Low Transition Time			1.3	2.0	2.8	
t_{CLH}	LVCMOS Low-to-High Transition Time	V_{DDIO}: 1.71V to 1.89V or 3.0 to 3.6V, C_L = 8 pF (lumped load) Default Registers Figure 18 (1)	Deserializer ROUTn Data Outputs	1.6	2.4	3.3	ns
t_{CHL}	LVCMOS High-to-Low Transition Time			1.6	2.4	3.3	
t_{ROS}	ROUT Setup Data to PCLK	V_{DDIO}: 1.71V to 1.89V or 3.0V to 3.6V, C_L = 8 pF (lumped load) Default Registers	Deserializer ROUTn Data Outputs	0.38T	0.5T		ns
t_{ROH}	ROUT Hold Data to PCLK			0.38T	0.5T		
t_{DD}	Deserializer Delay	Default Registers Register 0x03h b[0] (RRFB = 1) Figure 19	10 MHz–43 MHz	4.571T + 8	4.571T + 12	4.571T + 16	ns
t_{DDLT}	Deserializer Data Lock Time	Figure 17 (2)	10 MHz–43 MHz			10	ms
t_{RJIT}	Receiver Input Jitter Tolerance	Figure 21, Figure 23 (3)(4)	43 MHz		0.53		UI
t_{RCJ}	Receiver Clock Jitter	PCLK SSCG[3:0] = OFF (1)(5)	10 MHz		300	550	ps
			43 MHz		120	250	
t_{DPJ}	Deserializer Period Jitter	PCLK SSCG[3:0] = OFF (1)(6)	10 MHz		425	600	ps
			43 MHz		320	480	
t_{DCCJ}	Deserializer Cycle-to-Cycle Clock Jitter	PCLK SSCG[3:0] = OFF (1)(7)	10 MHz		320	500	ps
			43 MHz		300	500	
fdev	Spread Spectrum Clocking Deviation Frequency	LVCMOS Output Bus SSC[3:0] = ON Figure 24	20 MHz–43 MHz		±0.5% to ±2.0%		%
fmod	Spread Spectrum Clocking Modulation Frequency		20 MHz–43 MHz		9 kHz to 66 kHz		kHz

(1) Specification is ensured by characterization and is not tested in production.
(2) t_{PLD} and t_{DDLT} is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK
(3) UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.
(4) t_{RJIT} max (0.61UI) is limited by instrumentation and actual t_{RJIT} of in-band jitter at low frequency (<2 MHz) is greater 1 UI.
(5) t_{DCJ} is the maximum amount of jitter measured over 30,000 samples based on Time Interval Error (TIE).
(6) t_{DPJ} is the maximum amount the period is allowed to deviate measured over 30,000 samples.
(7) t_{DCCJ} is the maximum amount of jitter between adjacent clock cycles measured over 30,000 samples.

Serial Control Bus AC Timing Specifications (SCL, SDA) - I²C Compliant Figure 6

Over recommended supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RECOMMENDED INPUT TIMING REQUIREMENTS(1)						
f_{SCL}	SCL Clock Frequency		>0		100	kHz
t_{LOW}	SCL Low Period	f_{SCL} = 100 kHz	4.7			µs
t_{HIGH}	SCL High Period		4.0			µs
$t_{HD:STA}$	Hold time for a start or a repeated start condition		4.0			µs
$t_{SU:STA}$	Set Up time for a start or a repeated start condition		4.7			µs
$t_{HD:DAT}$	Data Hold Time		0		3.45	µs
$t_{SU:DAT}$	Data Set Up Time		250			ns
$t_{SU:STO}$	Set Up Time for STOP Condition		4.0			µs
t_r	SCL & SDA Rise Time				1000	ns
t_f	SCL & SDA Fall Time				300	ns
C_b	Capacitive load for bus				400	pF
SWITCHING CHARACTERISTICS(2)						
$t_{HD:DAT}$	Data Hold Time		0		3.45	µs
$t_{SU:DAT}$	Data Set Up Time		250			ns
t_f	SCL & SDA Fall Time				300	ns

(1) Recommended Input Timing Requirements are input specifications and not tested in production.
(2) Specification is ensured by design.



Figure 6. Serial Control Bus Timing

Serial Control Bus DC Characteristics (SCL, SDA) - I²C Compliant

Over recommended supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IH}	Input High Level	SDA and SCL	0.7 x V_{DDIO}		V_{DDIO}	V
V_{IL}	Input Low Level Voltage	SDA and SCL	GND		0.3 x V_{DDIO}	V
V_{HY}	Input Hysteresis	SDA and SCL		>50		mV
I_{OZ}	TRI-STATE Output Current	PDB = 0V V_{OUT} = 0V or V_{DD}	-20	±1	+20	µA
I_{IN}	Input Current	SDA or SCL, Vin = V_{DDIO} or GND	-20	±1	+20	µA
C_{IN}	Input Pin Capacitance			<5		pF
V_{OL}	Low Level Output Voltage	SCL and SDA V_{DDIO} = 3.0V I_{OL} = 1.5mA			0.36	V
		SCL and SDA V_{DDIO} = 1.71V I_{OL} = 1mA			0.36	V

AC Timing Diagrams and Test Circuits



Figure 7. "Worst Case" Test Pattern



Figure 8. Serializer CML Output Load and Transition Times



Figure 9. Serializer CML Output Load and Transition Times



Figure 10. Serializer VOD DC Diagram



Figure 11. Serializer VOD DC Diagram



Figure 12. Differential VTH/VTL Definition Diagram



Figure 13. Serializer Input Clock Transition Times



Figure 14. Serializer Setup/Hold Times



Figure 15. Serializer Data Lock Time



Figure 16. Serializer Delay



Figure 17. Deserializer Data Lock Time



Figure 18. Deserializer LVCMOS Output Load and Transition Times



Figure 19. Deserializer Delay



Figure 20. Deserializer Output Setup/Hold Times



Figure 21. Receiver Input Jitter Tolerance



Figure 22. Typical Serializer Jitter Transfer Function Curve at 43 MHz



Figure 23. Typical Deserializer Input Jitter Tolerance Curve at 43 MHz



Figure 24. Spread Spectrum Clock Output Profile

Table 1. DS90UR903Q Control Registers

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
0	I^2C Device ID	7:1	DEVICE ID	RW	0xB0'h	7-bit address of Serializer; 0x58'h (1011_000X'b) default
		0	SER ID SEL			0: Device ID is from ID[x] 1: Register I^2C Device ID overrides ID[x]
1	Reset	7:3	RESERVED		0x00'h	Reserved
		2	RESERVED	RW	0	Reserved
		1	DIGITAL RESET0	RW	0 self clear	1: Resets the device to default register values. Does not affect device I^2C Bus or Device ID
		0	DIGITAL RESET1	RW	0 self clear	1: Digital Reset, retains all register values
2	Reserved	7:0	RESERVED		0x20'h	Reserved
3	Reserved	7:6	RESERVED		11'b	Reserved
	VDDIO Control	5	VDDIO CONTOL	RW	1	Auto VDDIO detect Allows manual setting of VDDIO by register. 0: Disable 1: Enable (auto detect mode)
	VDDIO Mode	4	VDDIO MODE	RW	1	VDDIO voltage set Only used when VDDIOCONTROL = 0 0: 1.8V 1: 3.3V
	RESERVED	3	RESERVED	RW	1	Reserved
	RESERVED	2	RESERVED		0	Reserved
	PCLK_AUTO	1	PCLK_AUTO	RW	1	Switch over to internal 25 MHz Oscillator clock in the absence of PCLK 0: Disable 1: Enable
	TRFB	0	TRFB	RW	1	Pixel Clock Edge Select: 0: Parallel Interface Data is strobed on the Falling Clock TRFB 0 TRFB RW 1 Edge. 1: Parallel Interface Data is strobed on the Rising Clock Edge.
4	Reserved	7:0	RESERVED		0x80'h	Reserved
5	Reserved	7:0	RESERVED	RW	0x40'h	Reserved
6	Reserved	7:0	RESERVED	RW	0xC0'h	Reserved
7	Reserved	7:0	RESERVED	RW	0x00'h	Reserved
8	Reserved	7:0	RESERVED		0x00'h	Reserved
9	Reserved	7:0	RESERVED		0x01'h	Reserved
A	Reserved	7:0	RESERVED		0x00'h	Reserved
B	Reserved	7:0	RESERVED		0x00'h	Reserved
C	Reserved	7:3	RESERVED		0x00'h	Reserved
	PCLK Detect	2	PCLK DETECT	R	0	1: Valid PCLK detected 0: Valid PCLK not detected
	Reserved	3	RESERVED		0	Reserved
	Reserved	0	RESERVED	R	0	Reserved
D	Reserved	7:0	RESERVED		0x11'h	Reserved
E	Reserved	7:0	RESERVED		0x01'h	Reserved
F	Reserved	7:0	RESERVED		0x03'h	Reserved
10	Reserved	7:0	RESERVED		0x03'h	Reserved
11	Reserved	7:0	RESERVED		0x03'h	Reserved
12	Reserved	7:0	RESERVED		0x03'h	Reserved

Table 1. DS90UR903Q Control Registers (continued)

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
13	General Purpose Control Reg	7:0	GPCR[7] GPCR[6] GPCR[5] GPCR[4] GPCR[3] GPCR[2] GPCR[1] GPCR[0]	RW	0x00'h	0: LOW 1: HIGH

Table 2. DS90UR904Q Control Registers

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
0	I^2C Device ID	7:1	DEVICE ID	RW	0xC0'h	7-bit address of Deserializer; 0x60h (1100_000X) default
		0	DES ID SEL			0: Device ID is from ID[x] 1: Register I^2C Device ID overrides ID[x]
1	Reset	7:3	RESERVED		0x00'h	Reserved
		2	RESERVED	RW	0	Reserved
		1	DIGITALRESET0	RW	0 self clear	1: Resets the device to default register values. Does not affect device I^2C Bus or Device ID
		0	DIGITALRESET1	RW	0 self clear	1: Digital Reset, retains all register values
2	RESERVED	7:6	RESERVED		00'b	Reserved
	Auto Clock	5	AUTO_CLOCK	RW	0	1: Output PCLK or Internal 25 MHz Oscillator clock 0: Only PCLK when valid PCLK present
	OSS Select	4	OSS_SEL	RW	0	Output Sleep State Select 0: Outputs = TRI-STATE, when LOCK = L 1: Outputs = LOW , when LOCK = L
	SSCG	3:0	SSCG		0000'b	SSCG Select 0000: Normal Operation, SSCG OFF (default) 0001: fmod (kHz) PCLK/2168, fdev ±0.50% 0010: fmod (kHz) PCLK/2168, fdev ±1.00% 0011: fmod (kHz) PCLK/2168, fdev ±1.50% 0100: fmod (kHz) PCLK/2168, fdev ±2.00% 0101: fmod (kHz) PCLK/1300, fdev ±0.50% 0110: fmod (kHz) PCLK/1300, fdev ±1.00% 0111: fmod (kHz) PCLK/1300, fdev ±1.50% 1000: fmod (kHz) PCLK/1300, fdev ±2.00% 1001: fmod (kHz) PCLK/868, fdev ±0.50% 1010: fmod (kHz) PCLK/868, fdev ±1.00% 1011: fmod (kHz) PCLK/868, fdev ±1.50% 1100: fmod (kHz) PCLK/868, fdev ±2.00% 1101: fmod (kHz) PCLK/650, fdev ±0.50% 1110: fmod (kHz) PCLK/650, fdev ±1.00% 1111: fmod (kHz) PCLK/650, fdev ±1.50%

Table 2. DS90UR904Q Control Registers (continued)

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
3	RESERVED	7:6	RESERVED		11'b	Reserved
	VDDIO Control	5	VDDIO CONTROL	RW	1	Auto voltage control 0: Disable 1: Enable (auto detect mode)
	VDDIO Mode	4	VDDIO MODE	RW	0	VDDIO voltage set 0: 1.8V 1: 3.3V
	RESERVED	3	RESERVED	RW	1	Reserved
	RESERVED	2	RESERVED	RW	0	Reserved
	RESERVED	1	RESERVED		0	Reserved
	RRFB	0	RRFB	RW	1	Pixel Clock Edge Select 0: Parallel Interface Data is strobed on the Falling Clock Edge 1: Parallel Interface Data is strobed on the Rising Clock Edge.
4	EQ Control	7:0	EQ	RW	0x00'h	EQ Gain 00'h = ~0.0 dB 01'h = ~4.5 dB 03'h = ~6.5 dB 07'h = ~7.5 dB 0F'h = ~8.0 dB 1F'h = ~11.0 dB 3F'h = ~12.5 dB FF'h = ~14.0 dB
5	RESERVED	7:0	RESERVED		0x00'h	Reserved
6	RESERVED	7	RESERVED		0	Reserved
	RESERVED	6:4	RESERVED	RW	000'b	Reserved
	RESERVED	3:0	RESERVED	RW	1111'b	Reserved
7	RESERVED	7:0	RESERVED	RW	0xB0'h	Reserved
8:17	RESERVED	7:0	RESERVED	RW	0x00'h	Reserved
18	RESERVED	7:0	RESERVED		0x00'h	Reserved
19	RESERVED	7:0	RESERVED		0x01'h	Reserved
1A	RESERVED	7:0	RESERVED		0x00'h	Reserved
1B	RESERVED	7:0	RESERVED		0x00'h	Reserved
1C	RESERVED	7:3	RESERVED		0x00'h	Reserved
	RESERVED	2	RESERVED		0	Reserved
	Signal Detect Status	1		R	0	0: Active signal not detected 1: Active signal detected
	LOCK Pin Status	0		R	0	0: CDR/PLL Unlocked 1: CDR/PLL Locked
1D	Reserved	7:0	RESERVED		0x17'h	Reserved
1E	Reserved	7:0	RESERVED		0x07'h	Reserved
1F	Reserved	7:0	RESERVED		0x01'h	Reserved
20	Reserved	7:0	RESERVED		0x01'h	Reserved
21	Reserved	7:0	RESERVED		0x01'h	Reserved
22	Reserved	7:0	RESERVED		0x01'h	Reserved
23	General Purpose Control Reg	7:0	GPCR[7] GPCR[6] GPCR[5] GPCR[4] GPCR[3] GPCR[2] GPCR[1] GPCR[0]	RW	0x00'h	0: LOW 1: HIGH

Table 2. DS90UR904Q Control Registers (continued)

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
24	RESERVED	0	RESERVED	RW	0	Reserved
25	RESERVED	7:0	RESERVED	R	0x00'h	Reserved
26	RESERVED	7:6	RESERVED	RW	00'b	Reserved
		5:0	RESERVED	RW	0	Reserved

FUNCTIONAL DESCRIPTION

The DS90UR903Q/904Q FPD-Link II chipset is intended for video display applications. The Serializer/ Deserializer chipset operates from a 10 MHz to 43 MHz pixel clock frequency. The DS90UR903Q transforms a 21-bit wide parallel LVCMOS data bus into a single high-speed differential pair. The high-speed serial bit stream contains an embedded clock and DC-balance information which enhances signal quality to support AC coupling. The DS90UR904Q receives the single serial data stream and converts it back into a 21-bit wide parallel data bus.

DISPLAY APPLICATION

The DS90UR903Q/904Q chipset is intended for interface between a host (graphics processor) and a Display. It supports a 21 bit parallel video bus for 18-bit color depth (RGB666) display format. In a RGB666 configuration, 18 color bits (R[5:0], G[5:0], B[5:0]), Pixel Clock (PCLK) and three control bits (VS, HS and DE) are supported across the serial link.

The DS90UR903Q Serializer accepts a 21-bit parallel data bus. The parallel data is converted into a single differential link. The DS90UR904Q Deserializer extracts the clock/control information from the incoming data stream and reconstructs the 21-bit parallel data.



Figure 25. Typical Display System Diagram

CAMERA APPLICATION

Camera applications are also supported by the DS90UR903Q/904Q chipset. The host controller/processsor is connected to the deserializer, while the CMOS image sensor provides data to the serializer.



Figure 26. Typical Camera System Diagram

SERIAL FRAME FORMAT

The DS90UR903Q/904Q chipset will transmit and receive a pixel of data in the following format:



Figure 27. Serial Bitstream for 28-bit Symbol

The High Speed Serial Channel is a 28-bit symbol composed of 21 bits of data containing video data & control information transmitted from Serializer to Deserializer. CLK1 and CLK0 represent the embedded clock in the serial stream. CLK1 is always HIGH and CLK0 is always LOW. This data payload is optimized for signal transmission over an AC coupled link. Data is randomized, balanced and scrambled.

DESCRIPTION OF SERIAL CONTROL BUS

ID[X] ADDRESS DECODER

The ID[x] pin is used to decode and set the physical slave address of the Serializer/Deserializer (I^2C only) to allow up to six devices on the bus using only a single pin. The pin sets one of six possible addresses for each Serializer/Deserializer device. The pin must be pulled to VDD (1.8V, NOT VDDIO)) with a 10 kΩ resistor and a pull down resistor (RID) of the recommended value to set the physical device address. The recommended maximum resistor tolerance is 0.1% worst case (0.2% total tolerance).



Figure 28. Serial Control Bus Connection

Table 3. ID[x] Resistor Value – DS90UR903Q

ID[x] Resistor Value - DS90UR903Q Ser		
Resistor RID Ω (±0.1%)	**Address 7'b(1)**	**Address 8'b 0 appended (WRITE)**
0 GND	7b' 101 1000 (h'58)	8b' 1011 0000 (h'B0)
2.0k	7b' 101 1001 (h'59)	8b' 1011 0010 (h'B2)
4.7k	7b' 101 1010 (h'5A)	8b' 1011 0100 (h'B4)
8.2k	7b' 101 1011 (h'5B)	8b' 1011 0110 (h'B6)
12.1k	7b' 101 1100 (h'5C)	8b' 1011 1000 (h'B8)
39.0k	7b' 101 1110 (h'5E)	8b' 1011 1100 (h'BC)

(1) Specification is ensured by design.

Table 4. ID[x] Resistor Value – DS90UR904Q

ID[x] Resistor Value - DS90UR904Q Des		
Resistor RID Ω (±0.1%)	**Address 7'b(1)**	**Address 8'b 0 appended (WRITE)**
0 GND	7b' 110 0000 (h'60)	8b' 1100 0000 (h'C0)
2.0k	7b' 110 0001 (h'61)	8b' 1100 0010 (h'C2)
4.7k	7b' 110 0010 (h'62)	8b' 1100 0100 (h'C4)
8.2k	7b' 110 0011 (h'63)	8b' 1101 0110 (h'C6)
12.1k	7b' 110 0100 (h'64)	8b' 1101 1000 (h'C8)
39.0k	7b' 110 0110 (h'66)	8b' 1100 1100 (h'CC)

(1) Specification is ensured by design.

PROGRAMMABLE CONTROLLER

An integrated I^2C slave controller is embedded in each of the DS90UR903Q Serializer and DS90UR904Q Deserializer. It must be used to access and program the extra features embedded within the configuration registers. Refer to Table 1 and Table 2 for details of control registers.

LVCMOS VDDIO OPTION

1.8V or 3.3V SER Inputs and DES Outputs are user selectable to provide compatibility with 1.8V and 3.3V system interfaces.

POWERDOWN

The SER has a PDB input pin to ENABLE or Powerdown the device. The modes can be controlled by the host and is used to disable the Link to save power when the remote device is not operational. An auto mode is also available. In this mode, the PDB pin is tied High and the SER switches over to an internal oscillator when the PCLK stops or not present. When a PCLK starts again, the SER will then lock to the valid input PCLK and transmits the data to the DES. In powerdown mode, the high-speed driver outputs are static (High).

The DES has a PDB input pin to ENABLE or Powerdown the device. This pin can be controlled by the system and is used to disable the DES to save power. An auto mode is also available. In this mode, the PDB pin is tied High and the DES will enter powerdown when the serial stream stops. When the serial stream starts up again, the DES will lock to the input stream and assert the LOCK pin and output valid data. In powerdown mode, the Data and PCLK outputs are set by the OSS_SEL control register.

POWER UP REQUIREMENTS AND PDB PIN

It is required to delay and release the PDB input signal after VDD (VDDn and VDDIO) power supplies have settled to the recommended operating voltages. A external RC network can be connected to the PDB pin to ensure PDB arrives after all the VDD have stabilized.

SIGNAL QUALITY ENHANCERS

Des - Receiver Input Equalization (EQ)

The receiver inputs provided input equalization filter in order to compensate for loss from the media. The level of equalization is controlled via register setting.

EMI REDUCTION

Des - Receiver Staggered Output

The Receiver staggered outputs allows for outputs to switch in a random distribution of transitions within a defined window. Outputs transitions are distributed randomly. This minimizes the number of outputs switching simultaneously and helps to reduce supply noise. In addition it spreads the noise spectrum out reducing overall EMI.

Des Spread Spectrum Clocking

The DS90UR904Q parallel data and clock outputs have programmable SSCG ranges from 9 kHz–66 kHz and ±0.5%–±2% from 20 MHz to 43 MHz. The modulation rate and modulation frequency variation of output spread is controlled through the SSC control registers.

PIXEL CLOCK EDGE SELECT (TRFB/RRFB)

The TRFB/RRFB selects which edge of the Pixel Clock is used. For the SER, this register determines the edge that the data is latched on. If TRFB register is 1, data is latched on the Rising edge of the PCLK. If TRFB register is 0, data is latched on the Falling edge of the PCLK. For the DES, this register determines the edge that the data is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If RRFB register is 0, data is strobed on the Falling edge of the PCLK.



Figure 29. Programmable PCLK Strobe Select

Applications Information

AC COUPLING

The SER/DES supports only AC-coupled interconnects through an integrated DC balanced decoding scheme. External AC coupling capacitors must be placed in series in the FPD-Link II signal path as illustrated in Figure 30.



Figure 30. AC-Coupled Connection

For high-speed FPD-Link II transmissions, the smallest available package should be used for the AC coupling capacitor. This will help minimize degradation of signal quality due to package parasitics. The I/O's require a 100 nF AC coupling capacitors to the line.

TYPICAL APPLICATION CONNECTION

Figure 31 shows a typical connection of the DS90UR903Q Serializer.



Figure 31. DS90UR903Q Typical Connection Diagram — Pin Control 40-Pin WQFN (RTA Package)

Figure 32 shows a typical connection of the DS90UR904Q Deserializer.



Figure 32. DS90UR904Q Typical Connection Diagram — Pin Control 48-Pin WQFN (RHS Package)

TRANSMISSION MEDIA

The Ser/Des chipset is intended to be used over a wide variety of balanced cables depending on distance and signal quality requirements. The Ser/Des employ internal termination providing a clean signaling environment. The interconnect for FPD-Link II interface should present a differential impedance of 100 Ohms. Use of cables and connectors that have matched differential impedance will minimize impedance discontinuities. Shielded or un-shielded cables may be used depending upon the noise environment and application requirements. The chipset's optimum cable drive performance is achieved at 43 MHz at 10 meters length. The maximum signaling rate increases as the cable length decreases. Therefore, the chipset supports 50 MHz at shorter distances. Other cable parameters that may limit the cable's performance boundaries are: cable attenuation, near-end crosstalk and pair-to-pair skew.

For obtaining optimal performance, we recommend:

- Use Shielded Twisted Pair (STP) cable
- 100Ω differential impedance and 24 AWG (or lower AWG) cable
- Low skew, impedance matched
- Ground and/or terminate unused conductors

Figure 33 shows the Typical Performance Characteristics demonstrating various lengths and data rates using Rosenberger HSD and Leoni DACAR 538 Cable.



*Note: Equalization is enabled for cable lengths greater than 7 meters

Figure 33. Rosenberger HSD & Leoni DACAR 538 Cable Performance

PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines. Closely-coupled differential lines of 100 Ohms are typically recommended for differential interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the LLP style package is provided in the *AN-1187 Leadless Leadframe Package (LLP) Application Report* (literature number SNOA401).

INTERCONNECT GUIDELINES

For full details, see the *Channel-Link PCB and Interconnect Design-In Guidelines* (literature number SNLA008) and the *Transmission Line RAPIDESIGNER Operation and Applications Guide* (literature number SNLA035).

- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
  - S = space between the pair
  - 2S = space between pairs
  - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair

Additional general guidance can be found in the *LVDS Owner's Manual* (literature number SNLA187), which is available in PDF format from the TI LVDS & CML Solutions web site.

REVISION HISTORY

Changes from Revision A (April 2013) to Revision B	Page
• Changed layout of National Data Sheet to TI format	29

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
DS90UR903QSQ/NOPB	ACTIVE	WQFN	RTA	40	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	UR903QSQ	Samples
DS90UR903QSQE/NOPB	ACTIVE	WQFN	RTA	40	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	UR903QSQ	Samples
DS90UR903QSQX/NOPB	ACTIVE	WQFN	RTA	40	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 105	UR903QSQ	Samples
DS90UR904QSQ/NOPB	ACTIVE	WQFN	RHS	48	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	UR904QSQ	Samples
DS90UR904QSQE/NOPB	ACTIVE	WQFN	RHS	48	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	UR904QSQ	Samples
DS90UR904QSQX/NOPB	ACTIVE	WQFN	RHS	48	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	UR904QSQ	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90UR903QSQ/NOPB	WQFN	RTA	40	1000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
DS90UR903QSQE/NOPB	WQFN	RTA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
DS90UR903QSQX/NOPB	WQFN	RTA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
DS90UR904QSQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UR904QSQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UR904QSQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90UR903QSQ/NOPB	WQFN	RTA	40	1000	367.0	367.0	38.0
DS90UR903QSQE/NOPB	WQFN	RTA	40	250	213.0	191.0	55.0
DS90UR903QSQX/NOPB	WQFN	RTA	40	2500	367.0	367.0	38.0
DS90UR904QSQ/NOPB	WQFN	RHS	48	1000	367.0	367.0	38.0
DS90UR904QSQE/NOPB	WQFN	RHS	48	250	213.0	191.0	55.0
DS90UR904QSQX/NOPB	WQFN	RHS	48	2500	367.0	367.0	38.0

RTA0040A



RECOMMENDED LAND PATTERN

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY







SQA40A (Rev B)

RHS0048A



RECOMMENDED LAND PATTERN

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY







SQA48A (Rev B)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265