


	Q1	Q2	
V _{DSS}	25	25	V
R _{DS(on)} max (@V _{GS} = 4.5V)	4.60	1.45	mΩ
Q _g (typical)	10	31	nC
I _D (@T _c = 25°C)	35⑦	35⑦	A



Applications

- Control and Synchronous MOSFETs for synchronous buck converters



Features

Control and synchronous MOSFETs in one package
Low charge control MOSFET (10nC typical)
Low R _{DS(on)} synchronous MOSFET (<1.45mΩ)
Intrinsic Schottky Diode with Low Forward Voltage on Q2
RoHS Compliant, Halogen-Free
MSL2, Industrial Qualification

Benefits

Increased power density
Lower switching losses
Lower conduction losses
Lower Switching Losses
Environmentally friendlier
Increased reliability

results in
⇒

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFH4253DPbF	Dual PQFN 5mm x 6mm	Tape and Reel	4000	IRFH4253DTRPbF

Absolute Maximum Ratings

	Parameter	Q1 Max.	Q2 Max.	Units
V _{GS}	Gate-to-Source Voltage		± 20	V
I _D @ T _c = 25°C	Continuous Drain Current, V _{GS} @ 4.5V	64⑥⑦	145⑥⑦	A
I _D @ T _c = 70°C	Continuous Drain Current, V _{GS} @ 4.5V	51⑥⑦	116⑥⑦	
I _D @ T _c = 25°C	Continuous Drain Current, V _{GS} @ 4.5V (Source Bonding Technology Limited)	35⑦	35⑦	
I _{DM}	Pulsed Drain Current	120	580⑧	
P _D @ T _c = 25°C	Power Dissipation	31	50	W
P _D @ T _c = 70°C	Power Dissipation	20	32	
	Linear Derating Factor	0.25	0.40	W/°C
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 150		°C

Thermal Resistance

	Parameter	Q1 Max.	Q2 Max.	Units
R _{θJC} (Bottom)	Junction-to-Case ④	4.0	2.5	°C/W
R _{θJC} (Top)	Junction-to-Case ④	20	13	
R _{θJA}	Junction-to-Ambient ⑤	34	38	
R _{θJA} (<10s)	Junction-to-Ambient ⑤	24	24	

Notes ① through ⑧ are on page 12

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)


	Parameter		Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	Q1	25	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
		Q2	25	—	—		$V_{\text{GS}} = 0\text{V}, I_D = 1.0\text{mA}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	Q1	—	22	—	mV/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1.0\text{mA}$
		Q2	—	22	—		Reference to $25^\circ\text{C}, I_D = 10\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	Q1	—	2.50	3.20	m Ω	$V_{\text{GS}} = 10\text{V}, I_D = 30\text{A}$ ③
		Q2	—	0.90	1.10		$V_{\text{GS}} = 10\text{V}, I_D = 30\text{A}$ ③
		Q1	—	3.70	4.60		$V_{\text{GS}} = 4.5\text{V}, I_D = 30\text{A}$ ③
		Q2	—	1.15	1.45		$V_{\text{GS}} = 4.5\text{V}, I_D = 30\text{A}$ ③
$V_{\text{GS(th)}}$	Gate Threshold Voltage	Q1	1.1	1.6	2.1	V	Q1: $V_{\text{DS}} = V_{\text{GS}}, I_D = 35\mu\text{A}$
		Q2	1.1	1.6	2.1		Q2: $V_{\text{DS}} = V_{\text{GS}}, I_D = 100\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	Q1	—	-5.7	—	mV/ $^\circ\text{C}$	Q1: $V_{\text{DS}} = V_{\text{GS}}, I_D = 35\mu\text{A}$
		Q2	—	-8.9	—		Q2: $V_{\text{DS}} = V_{\text{GS}}, I_D = 100\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	Q1	—	—	1.0	μA	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$
		Q2	—	—	250		$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}$
I_{GSS}	Gate-to-Source Forward Leakage	Q1/Q2	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	Q1/Q2	—	—	-100		$V_{\text{GS}} = -20\text{V}$
g_{fs}	Forward Transconductance	Q1	131	—	—	S	$V_{\text{DS}} = 10\text{V}, I_D = 30\text{A}$
		Q2	164	—	—		$V_{\text{DS}} = 10\text{V}, I_D = 30\text{A}$
Q_g	Total Gate Charge	Q1	—	10	15	nC	Q1 $V_{\text{DS}} = 13\text{V}$ $V_{\text{GS}} = 4.5\text{V}, I_D = 30\text{A}$
		Q2	—	31	47		
Q_{gs1}	Pre-V _{th} Gate-to-Source Charge	Q1	—	2.5	—		
		Q2	—	4.9	—		
Q_{gs2}	Post-V _{th} Gate-to-Source Charge	Q1	—	1.6	—		
		Q2	—	5.4	—		
Q_{gd}	Gate-to-Drain Charge	Q1	—	3.8	—		
		Q2	—	12	—		
Q_{godr}	Gate Charge Overdrive	Q1	—	2.1	—		
		Q2	—	8.7	—		
Q_{sw}	Switch Charge ($Q_{\text{gs2}} + Q_{\text{gd}}$)	Q1	—	5.4	—		
		Q2	—	17.4	—		
Q_{oss}	Output Charge	Q1	—	10	—	nC	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$
		Q2	—	31	—		
R_G	Gate Resistance	Q1	—	2.4	—	Ω	
		Q2	—	1.1	—		
$t_{\text{d(on)}}$	Turn-On Delay Time	Q1	—	10	—	ns	Q1 $V_{\text{DS}} = 13\text{V} V_{\text{GS}} = 4.5\text{V}$ $I_D = 30\text{A}, R_g = 1.8\Omega$
		Q2	—	16	—		
t_r	Rise Time	Q1	—	61	—		
		Q2	—	98	—		
$t_{\text{d(off)}}$	Turn-Off Delay Time	Q1	—	13	—		
		Q2	—	26	—		
t_f	Fall Time	Q1	—	15	—		
		Q2	—	65	—		
C_{iss}	Input Capacitance	Q1	—	1314	—	pF	$V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 13\text{V}$ $f = 1.0\text{MHz}$
		Q2	—	3756	—		
C_{oss}	Output Capacitance	Q1	—	365	—		
		Q2	—	1205	—		
C_{rss}	Reverse Transfer Capacitance	Q1	—	92	—		
		Q2	—	286	—		







Avalanche Characteristics

	Parameter	Typ.	Q1 Max.	Q2 Max.	Units
E _A S	Single Pulse Avalanche Energy ②	—	61	568	mJ
I _{AR}	Avalanche Current ①	—	30	60	A

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	Q1	—	35⑦	A	MOSFET symbol showing the integral reverse p-n junction diode.
		Q2	—	35⑦		
I _{SM}	Pulsed Source Current (Body Diode)	Q1	—	120	A	T _J = 25°C, I _S = 30A, V _{GS} = 0V ③
		Q2	—	580⑧		
V _{SD}	Diode Forward Voltage	Q1	—	1.0	V	T _J = 25°C, I _S = 30A, V _{GS} = 0V ③
		Q2	—	0.75		
t _{rr}	Reverse Recovery Time	Q1	—	16	ns	Q1 T _J = 25°C, I _F = 30A V _{DD} = 13V, di/dt = 235A/μs ③
		Q2	—	29		
Q _{rr}	Reverse Recovery Charge	Q1	—	13	nC	Q2 T _J = 25°C, I _F = 30A V _{DD} = 13V, di/dt = 250A/μs ③
		Q2	—	41		



**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Output Characteristics**Fig 4.** Typical Output Characteristics**Fig 5.** Typical Transfer Characteristics**Fig 6.** Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 8. Typical Capacitance vs. Drain-to-Source Voltage




Fig 9. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 10. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 11. Maximum Safe Operating Area










Fig 12. Maximum Safe Operating Area

Q1 - Control FET**Fig 13.** Normalized On-Resistance vs. Temperature**Q2 - Synchronous FET****Fig 14.** Normalized On-Resistance vs. Temperature**Fig 15.** Typical Source-Drain Diode Forward Voltage**Fig 16.** Typical Source-Drain Diode Forward Voltage**Fig 17.** Typical On-Resistance vs. Gate Voltage**Fig 18.** Typical On-Resistance vs. Gate Voltage

Q1 - Control FET




Fig 19. Maximum Drain Current vs. Case Temperature

Q2 - Synchronous FET




Fig 20. Maximum Drain Current vs. Case Temperature




Fig 21. Threshold Voltage vs. Temperature




Fig 22. Threshold Voltage vs. Temperature




Fig 23. Maximum Avalanche Energy vs. Drain Current




Fig 24. Maximum Avalanche Energy vs. Drain Current




Fig 25. Typical Avalanche Current vs. Pulse Width (Q1)




Fig 26. Typical Avalanche Current vs. Pulse Width (Q2)




Fig 27. Maximum Effective Transient Thermal Impedance, Junction-to-Case (Q1)




Fig 28. Maximum Effective Transient Thermal Impedance, Junction-to-Case (Q2)





Fig 29. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 30a. Unclamped Inductive Test Circuit




Fig 30b. Unclamped Inductive Waveforms




Fig 31a. Switching Time Test Circuit




Fig 31b. Switching Time Waveforms




Fig 32a. Gate Charge Test Circuit





Fig 32b. Gate Charge Waveform

Dual PQFN 5x6 Outline "H" Package Details




Dimension Table				
Thickness Symbol	V : Very Thin			NOTE
	MINIMUM	NOMINAL	MAXIMUM	
A	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.30	0.40	0.50	6
D	6.00 BSC			
E	5.00 BSC			
e	1.27 BSC			
D1	2.42	2.57	2.67	
E1	4.41	4.56	4.66	
D2	0.78	0.93	1.03	
E2	4.01	4.16	4.26	
K	0.20	---	---	
L1	1.67	1.77	1.87	
L2	0.40	0.50	0.60	

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: <http://www.irf.com/technical-info/appnotes/an-1136.pdf>


For more information on package inspection techniques, please refer to application note AN-1154: <http://www.irf.com/technical-info/appnotes/an-1154.pdf>

PQFN 5x6 Outline "H" Part Marking



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Dual PQFN 5x6 Outline Tape and Reel



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Qualification Information[†]

Qualification level	Industrial (per JEDEC JESD47F ^{††} guidelines)	
Moisture Sensitivity Level	DUAL PQFN 5mm x 6mm	MSL2 (per JEDEC J-STD-020D ^{††})
RoHS Compliant	Yes	

[†] Qualification standards can be found at International Rectifier's web site <http://www.irf.com/product-info/reliability>

^{††} Applicable version of JEDEC standard at the time of product release.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$,
 Q1: $L = 0.14\text{mH}$, $R_G = 50\Omega$, $I_{AS} = 30\text{A}$;
 Q2: $L = 0.32\text{mH}$, $R_G = 50\Omega$, $I_{AS} = 60\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ R_θ is measured at T_J approximately 90°C .
- ⑤ When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details:
<http://www.irf.com/technical-info/appnotes/an-994.pdf>
- ⑥ Calculated continuous current based on maximum allowable junction temperature.
- ⑦ Current is limited to $Q1 = 35\text{A}$ & $Q2 = 35\text{A}$ by source bonding technology.
- ⑧ Pulsed drain current is limited to 140A by source bonding technology.

International
Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA

To contact International Rectifier, please visit <http://www.irf.com/who-to-call/>

Revision History

Date	Comments
08/06/2013	<ul style="list-style-type: none">Added the Fast/RFET logo, on page 1.Changed the package limitation current from 45A to 35A, on page 1.Added the part marking drawing, on page 11.