



HEXFET® Power MOSFET

V_{DS}	-20	V
$V_{GS\ max}$	±12	V
$R_{DS(on)\ max}$ (@ $V_{GS} = 4.5V$)	31	mΩ
$R_{DS(on)\ max}$ (@ $V_{GS} = 2.5V$)	53	mΩ
$Q_g\ typ$	9.6	nC
I_D (@ $T_{c(Bottom)} = 25^\circ C$)	-8.5⑦	A



Applications

- Charge and Discharge Switch for Battery Application
- System/load switch

Features and Benefits

Features

Low Thermal Resistance to PCB ($\leq 13^\circ C/W$)
Low Profile ($\leq 1.0mm$)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant Containing no Lead, no Bromide and no Halogen
MSL1, Industrial Qualification

results in
⇒

Benefits

Enable better thermal dissipation
Increased Power Density
Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

Base part number	Package Type	Standard Pack		Orderable part number
		Form	Quantity	
IRLHS2242TRPBF	PQFN 2mm x 2mm	Tape and Reel	4000	IRLHS2242TRPBF
IRLHS2242TR2PBF	PQFN 2mm x 2mm	Tape and Reel	400	IRLHS2242TR2PBF

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	-20	V
V_{GS}	Gate-to-Source Voltage	±12	
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	-7.2	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	-5.8	
$I_D @ T_{c(Bottom)} = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	-15⑥⑦	
$I_D @ T_{c(Bottom)} = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	-9.8⑥⑦	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$ (Wirebond Limited)	-8.5⑦	
I_{DM}	Pulsed Drain Current ①	-34	
$P_D @ T_A = 25^\circ C$	Power Dissipation ⑤	2.1	W
$P_D @ T_{c(Bottom)} = 25^\circ C$	Power Dissipation ⑤	9.6	
	Linear Derating Factor ⑤	0.02	W/°C
T_J	Operating Junction and	-55 to + 150	°C
T_{STG}	Storage Temperature Range		

Notes ① through ⑦ are on page 9

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-20	—	—	V	$V_{GS} = 0V, I_D = -250\mu A$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.01	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = -1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	25	31	$m\Omega$	$V_{GS} = -4.5V, I_D = -8.5A$ ③
		—	43	53		$V_{GS} = -2.5V, I_D = -6.8A$ ③
$V_{GS(th)}$	Gate Threshold Voltage	-0.4	-0.8	-1.1	V	$V_{DS} = V_{GS}, I_D = -10\mu A$
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient	—	-3.8	—	mV/ $^\circ\text{C}$	
I_{DSS}	Drain-to-Source Leakage Current	—	—	-1.0	μA	$V_{DS} = -16V, V_{GS} = 0V$
		—	—	-150		$V_{DS} = -16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	-100	nA	$V_{GS} = -12V$
	Gate-to-Source Reverse Leakage	—	—	100		$V_{GS} = 12V$
g_{fs}	Forward Transconductance	10	—	—	S	$V_{DS} = -10V, I_D = -8.5A$
Q_g	Total Gate Charge	—	12	—	nC	$V_{GS} = -10V, V_{DS} = -10V, I_D = -8.5A$
Q_g	Total Gate Charge	—	9.6	—	nC	$V_{DS} = -10V$ $V_{GS} = -4.5V$ $I_D = -8.5A$
Q_{gs}	Gate-to-Source Charge	—	1.6	—		
Q_{gd}	Gate-to-Drain Charge	—	3.7	—		
Q_{godr}	Gate Charge Overdrive	—	4.3	—		
Q_{sw}	Switch Charge ($Q_{gs2} + Q_{gd}$)	—	4.8	—		
Q_{oss}	Output Charge	—	6.8	—	nC	$V_{DS} = 16V, V_{GS} = 0V$
R_G	Gate Resistance	—	17	—	Ω	
$t_{d(on)}$	Turn-On Delay Time	—	7.9	—	ns	$V_{DD} = -10V, V_{GS} = -4.5V$ $I_D = -8.5A$ $R_G = 2.0\Omega$
t_r	Rise Time	—	54	—		
$t_{d(off)}$	Turn-Off Delay Time	—	54	—		
t_f	Fall Time	—	66	—		
C_{iss}	Input Capacitance	—	877	—	pF	$V_{GS} = 0V$ $V_{DS} = -10V$ $f = 1.0\text{KHz}$
C_{oss}	Output Capacitance	—	273	—		
C_{rss}	Reverse Transfer Capacitance	—	182	—		

Avalanche Characteristics







	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②	—	18	mJ
I_{AR}	Avalanche Current ①	—	-8.5	A






Diode Characteristics







	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	-8.5 ^⑥	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	-34		
V _{SD}	Diode Forward Voltage	—	—	-1.2	V	T _J = 25°C, I _S = -8.5A, V _{GS} = 0V ③
t _{rr}	Reverse Recovery Time	—	27	41	ns	T _J = 25°C, I _F = -8.5A, V _{DD} = -10V di/dt = 200A/μs ③
Q _{rr}	Reverse Recovery Charge	—	20	30	nC	
t _{on}	Forward Turn-On Time	Time is dominated by parasitic Inductance				



Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$ (Bottom)	Junction-to-Case ⑤	—	13	$^\circ\text{C/W}$
$R_{\theta JC}$ (Top)	Junction-to-Case ⑤	—	90	
$R_{\theta JA}$	Junction-to-Ambient ④	—	60	
$R_{\theta JA} (<10s)$	Junction-to-Ambient ④	—	42	





Fig 7. Typical Source-Drain Diode Forward Voltage

Fig 8. Maximum Safe Operating Area

Fig 9. Maximum Drain Current vs. Case Temperature

Fig 10. Threshold Voltage vs. Temperature

Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case


Fig 12. On-Resistance vs. Gate Voltage

Fig 13. Maximum Avalanche Energy vs. Drain Current

Fig 14a. Unclamped Inductive Test Circuit

Fig 14b. Unclamped Inductive Waveforms

Fig 15a. Switching Time Test Circuit

Fig 15b. Switching Time Waveforms



* Reverse Polarity of D.U.T. for P-Channel



* $V_{GS} = 5V$ for Logic Level Devices

Fig 16. Diode Reverse Recovery Test Circuit for P-Channel HEXFET® Power MOSFETs




Fig 17a. Gate Charge Test Circuit





Fig 17b. Gate Charge Waveform


PQFN Package Details



NOTES :


1. DIMENSION AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. CONTROLLING DIMENSIONS : MILLIMETER
3. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm. FROM TERMINAL TIP.

PQFN Part Marking





Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

PQFN 2x2 Outline Tape and Reel




NOTE: The Surface Resistivity is $10^4 - 10^8$ OHM/SQ




Remark:

- Dimension above are typical dimensions.
- Cover tape thickness is 0.048mm +/- 0.005mm.
- Surface resistivity $10^5 < R_s < 10^9$.



FRONT VIEW



SIDE VIEW

COVER TAPE (WIDTH)	TOLERANCE
5.4 mm	+/- 0.1 mm
9.5 mm	+/- 0.1 mm

TABLE 1. REEL DETAILS

TAPE WIDTH	T	W1	W2	W3	PART NO.
8 MM	3 ± 0.50	8.4 ^{+1.5} _{-0.0}	14.4 Max	7.90 Min 10.9 Max	91586-1
12 MM	5 ± 0.50	12.4 ^{+2.0} _{-0.0}	18.4 Max	11.9 Min 15.4 Max	91586-2

Note: Surface resistivity is $\geq 1 \times 10^5$ but $< 1 \times 10^{12}$ ohm/sq.

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

Qualification information[†]

Qualification level	Industrial [†] (per JEDEC JESD47F ^{††} guidelines)	
Moisture Sensitivity Level	PQFN 2mm x 2mm	MSL1 (per IPC/JEDEC J-STD-020D ^{††})
RoHS compliant	Yes	

† Qualification standards can be found at International Rectifier's web site
<http://www.irf.com/product-info/reliability>

†† Applicable version of JEDEC standard at the time of product release.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^{\circ}\text{C}$, $L = 0.49\text{mH}$, $R_G = 50\Omega$, $I_{AS} = -8.5\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ R_{θ} is measured at T_J of approximately 90°C .
- ⑤ When mounted on 1 inch square 2 oz copper pad on 1.5x1.5 in. board of FR-4 material.
- ⑥ Calculated continuous current based on maximum allowable junction temperature.
- ⑦ Package is limited to -8.5A by die-source to lead-frame bonding technology

Revision History

Date	Comments
10/10/2013	• Corrected Qual level from "Consumer" to "Industrial" on page 1, 9 • Updated ds with New IR Corporate Template

International
 Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA
 To contact International Rectifier, please visit <http://www.irf.com/whoto-call/>