



ISO3086T

SLLSE27C - JANUARY 2011 - REVISED JULY 2011

Isolated 5V RS-485 Transceiver With Integrated Transformer Driver

Check for Samples: ISO3086T

FEATURES

www.ti.com

- + 3000 V_{RMS} / 4242 V_{PK} Isolation
- Bus-Pin ESD Protection
 - 11 kV HBM Between Bus-Pins and GND2
 - 6 kV HBM Between Bus-Pins and GND1
- 1/8 Unit Load Up to 256 Nodes on a Bus
- Designed for RS-485 and RS-422 Applications
- Signaling Rates up to 20 Mbps
- Thermal Shutdown Protection
- Typical Efficiency > 60% (I_{LOAD} = 100 mA) see SLUU469
- Low Bus Capacitance 7 pF (Typ)
- 50 kV/µs Typical Transient Immunity
- UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2) Approvals Pending
- · Fail-safe Receiver for Bus Open, Short, Idle
- Logic Inputs are 5-V Tolerant

APPLICATIONS

- Isolated RS-485/RS-422 Interfaces
- Factory Automation
- Motor/Motion Control
- HVAC and Building Automation Networks
- Networked Security Stations

DESCRIPTION

The ISO3086T is an isolated differential line transceiver with integrated oscillator outputs that provide the primary voltage for an isolation transformer. The device is a full-duplex differential line transceiver for RS-485 and RS-422 applications that can easily be configured for half-duplex operation by connecting pin 11 to pin 14, and pin 12 to pin 13.

These devices are ideal for long transmission lines since the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide 3000 V_{RMS} or 4242 V_{PK} of isolation for 1 minute per VDE between the bus-line transceiver and the logic-level interface.

Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. These isolated devices can significantly increase protection and reduce the risk of damage to expensive control circuits.

The ISO3086T is specified for use from -40° C to 85° C.


A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DW PACKAGE										
D1 🛙	1 ●	16	II V _{CC2}							
D2 🛙	2	15	GND2							
ND1 □	3	14	ПА							
/ _{CC1} Ш	4	13	Пв							
RI	5	12	ПZ							
RE	6	11	ΠY							
DE	7	10	II NC							
DШ	8	9	II GND2							

FUNCTION DIAGRAM

G



ISO3086T

SLLSE27C - JANUARY 2011 - REVISED JULY 2011



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.




Figure 1. Typical Application Circuit (For Details See SLUU469)

NAME	PIN No.	FUNCTION
D1	1	Transformer Driver Terminal 1, Open Drain Output
D2	2	Transformer Driver Terminal 2, Open Drain Output
GND1	3	Logic-side Ground
V _{CC1}	4	Logic-side Power Supply
R	5	Receiver Output
RE	6	Receiver Enable Input. This pin has complementary logic.
DE	7	Driver Enable Input
D	8	Driver Input
GND2	9, 15	Bus-side Ground. Both pins are internally connected.
NC	10	No Connect. This pin is not connected to any internal circuitry.
Y	11	Non-inverting Driver Output
Z	12	Inverting Driver Output
В	13	Inverting Receiver Input
А	14	Non-inverting Receiver Input
V _{CC2}	16	Bus-side Power Supply

PIN DESCRIPTIONS

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

					VALUE	UNIT		
V_{CC1}, V_{CC2}	Input supply	–0.3 to 6	V					
V_A, V_B, V_Y, V_Z	Voltage at an	–9 to 14	V					
V_{D1}, V_{D2}	Voltage at D1	Voltage at D1, D2						
V _(TRANS)	Voltage input	, transient pulse through 1	00Ω, see Figure 12 (A, B,Y, Z)		-50 to +50	V		
VI	Voltage input	–0.5 to 7	V					
I _O	Receiver output current				±10	mA		
I _{D1} , I _{D2}	Transformer	Driver Output Current			450	mA		
	Human Body Model				Bus pins and GND1	±6	kV	
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01	Bus pins and GND2	±11	kV		
ESD	discharge		All		±4	kV		
		Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1.5	kV		
		Machine Model	ANSI/ESDS5.2-1996		±200	V		
TJ	Maximum jun	ction temperature			170	°C		
T _{STG}	Storage temp	perature			-65 to 150	°C		

(1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT	
		3.3 V Operation	3	3.3	3.6	V	
V _{CC1}	Logic-side supply voltage	5 V Operation	4.5	5	5.5	v	
V _{CC2}	Bus-side supply voltage		4.5	5	5.5	V	
$V_{I} \text{ or } V_{IC}$	Voltage at any bus terminal (separate	ely or common-mode)	-7		12	V	
		RE	2		V _{CC1}	V	
V _{IH} High-level input	High-level input voltage	D, DE	0.7 V _{CC1}			V	
		RE	0		0.8	0.8 V	
VIL	Low-level input voltage	D, DE			0.3 V _{CC1}	V	
	Differential input voltage	A with respect to B	-12		12		
V _{ID}		Dynamic	See	See Figure 15		V	
RL	Differential load resistance		54	60		Ω	
		Driver	-60		60		
I _O	Output Current	Receiver	-8		8	mA	
T _A	Ambient temperature		-40		85	°C	
TJ	Operating junction temperature		-40		150	°C	
1 / t _{UI}	Signaling Rate				20	Mbps	

TRUMENTS

XAS

SUPPLY CURRENT and COMMON-MODE TRANSIENT IMMUNITY

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{CC1} ⁽¹⁾	Logic-side quiescent	DE and $\overline{RE} = 0V$ or V_{CC1} (Driver and Receiver	$V_{CC1} = 3.3 \text{ V} \pm 10\%$		5	8	mA
ICC1 ` ′	supply current	Enabled or Disabled), $D = 0 V$ or V_{CC1} , No load	$V_{CC1} = 5 V \pm 10\%$		7	12	
I _{CC2} ⁽¹⁾	Bus-side quiescent	$\overline{RE} = 0$ V or V _{CC1} , DE = 0 V (driver disabled), No	$\overline{RE} = 0 \text{ V or } V_{CC1}, DE = 0 \text{ V (driver disabled), No load}$				mA
ICC2`	supply current	$\overline{\text{RE}}$ = 0 V or V _{CC1} , DE = V _{CC1} (driver enabled), D	= 0 V or V _{CC1} , No Load		10	15	
CMTI	Common-mode transient immunity	See Figure 13, $V_I = V_{CC1}$ or 0 V		25	50		kV/µs

(1) I_{CC1} and I_{CC2} are measured when device is connected to external power supplies, V_{CC1} and V_{CC2}. In this case, D1 and D2 are open and disconnected from external transformer.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
		I _O = 0 mA, no load		3	4.3	V _{CC2}	
		$R_L = 54 \Omega$ (RS-485), See Figure	e 2	1.5	2.3		
V _{OD}	Differential output voltage magnitude	R _L = 100 Ω (RS-422), See Figu	re 2	2	2.3		V
		V _{test} from –7 V to +12 V, SeeFi	gure 3	1.5			
$\Delta V_{OD} $	Change in magnitude of the differential output voltage	See Figure 2 and Figure 3		-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage	Figure 4		1	2.6	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage			-0.1		0.1	V
V _{OC(pp)}	Peak-to-peak common-mode output voltage	See Figure 4			0.5		V
I _I	Input current	D, DE, V _I at 0 V or V _{CC1}		-10		10	μA
	High-impedance state output current, Y or Z	$V_Y \text{ or } V_Z = 12V,$ $V_{CC2} = 0 \text{ V or } 5 \text{ V}, \text{ DE } = 0 \text{ V}$	Other bus pin			1	۵
I _{OZ}	pin	$V_Y \text{ or } V_Z = -7 \text{ V},$ $V_{CC2} = 0 \text{ V or } 5 \text{ V}, \text{ DE } = 0 \text{ V}$	at 0 V	-1			μA
$I_{OS}^{(1)}$	Short-circuit output current	$-7 \text{ V} \leq \text{V}_{\text{Y}} \text{ or } \text{V}_{\text{Z}} \leq 12 \text{ V}$	Other bus pin at 0 V	-250		250	mA

(1) This device has thermal shutdown and output current limiting features to protect in short-circuit fault condition.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay			25	45	
PWD ⁽¹⁾	Pulse width distortion (t _{PHL} - t _{PLH})	See Figure 5		1	7.5	ns
t _r , t _f	Differential output signal rise time and fall time			7	15	
t _{PZH} , t _{PHZ}	Propagation delay, high-impedance-to-high-level output, Propagation delay, high-level-to-high-impedance output	See Figure 6 DE at 0 V		25	55	ns
t _{PLZ} , t _{PZL}	Propagation delay, low-level to high-impedance output, Propagation delay, high-impedance to low-level output	See Figure 7, DE at 0 V		25	55	ns

(1) Also known as pulse skew



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT
V _{IT(+)}	Positive-going input threshold voltage	I _O = -8 mA			-85	-10	mV
V _{IT(-)}	Negative-going input threshold voltage	I _O = 8 mA		-200	-115		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} -)				30		mV
V		$V_{ID} = 200 \text{ mV}, I_O = -8 \text{ mA},$	$V_{CC1} = 3.3 V$	V _{CC1} –0.4	3.1		V
V _{OH}	High-level output voltage	See Figure 8	$V_{CC1} = 5 V$	4	4.8		v
V		$V_{ID} = 200 \text{ mV}, I_{O} = 8 \text{ mA},$	$V_{CC1} = 3.3 V$		0.15	0.4	V
V _{OL}	Low-level output voltage	See Figure 8	$V_{CC1} = 5 V$		0.15	0.4	v
I _{O(Z)}	High-impedance state output current	$V_0 = 0 \text{ or } V_{CC1}, \overline{RE} = V_{CC1}$	$V_0 = 0 \text{ or } V_{CC1}, \overline{RE} = V_{CC1}$			1	μA
		V_A or $V_B = 12 V$			40	100	
	Due insut surgest	V_A or $V_B = 12$ V, $V_{CC2} = 0$	Other input		60	130	۵
I _A , I _B	Bus input current	V_A or $V_B = -7 V$	at 0 V	-100	-40		μA
		V_A or $V_B = -7 V$, $V_{CC2} = 0$	_	-100	-30		
I _{IH}	High-level input current, RE	V _{IH} = 2. V		–10		10	۵
I _{IL}	Low-level input current, RE	V _{IL} = 0.8 V		–10		10	μA
R _{ID}	Differential input resistance	A, B		96			kΩ
C _{ID}	Differential input capacitance	$V_1 = 0.4 \sin (4E6\pi t) + 0.5 V$			7		pF

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay			103	125	
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})	See Figure 9		3	15	ns
t _r , t _r	Output signal rise and fall time			1		
t _{PHZ} , t _{PZH}	Propagation delay, high-level to high-impedance output Propagation delay, high-impedance to high-level output	See Figure 10, DE at 0 V		11	22	20
t _{PLZ} , t _{PZL}	Propagation delay, low-level to high-impedance output Propagation delay, high-impedance to low-level output	See Figure 11, DE at 0 V		11	22	ns

TRANSFORMER DRIVER CHARACTERISTICS


over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4	Oppillator froguency	$V_{CC1} = 5V \pm 10\%$, D1 and D2 connected to transformer	350	450	610	
f _{OSC}	Oscillator frequency	V_{CC1} = 3.3V ± 10%, D1 and D2 connected to transformer	300	400	550	kHz
R _{ON}	Switch on resistance	D1 and D2 connected to 50Ω pull-up resistors		1	2.5	Ω
	D1 D2 autout rise time	$V_{CC1} = 5V \pm 10\%$, see Figure 14, ⁽¹⁾		80		
t _{r_D}	D1, D2 output rise time	$V_{CC1} = 3.3V \pm 10\%$, see Figure 14, ⁽¹⁾		70		ns
		$V_{CC1} = 5V \pm 10\%$, see Figure 14, ⁽¹⁾		55		
t _{f_D}	D1, D2 output fall time	$V_{CC1} = 3.3V \pm 10\%$, see Figure 14, ⁽¹⁾		80		ns
f _{St}	Startup frequency	V_{CC1} = 2.4 V, D1 and D2 connected to transformer		350		kHz
	Brook before make time dalay	$V_{CC1} = 5V \pm 10\%$, see Figure 14, ⁽¹⁾		38		20
t _{BBM}	Break before make time delay	$V_{CC1} = 3.3V \pm 10\%$, see Figure 14, ⁽¹⁾	140			ns

(1) D1 and D2 connected to 50Ω pull-up resistors


V_{CC1} ١_Y DE ۰Y 0 or ≥r_l VOD V_{CC1} D Z Ιz GND1 GND2 ٧ı 4 ٧7 ٧_Y Ť T GND1 GND2

Figure 2. Driver V_{OD} Test and Current Definitions









Input Generator PRR= 100 kHz, 50 % duty cycle, t_r <6ns, t_f <6ns, Z_O = 50 Ω

Figure 4. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage

PARAMETER MEASUREMENT INFORMATION





Figure 5. Driver Switching Test Circuit and Voltage Waveforms





www.ti.com

NSTRUMENTS

Texas



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform









Figure 9. Receiver Switching Test Circuit and Waveforms






NSTRUMENTS

EXAS

PARAMETER MEASUREMENT INFORMATION (continued)








Figure 12. Transient Over-Voltage Test Circuit




Figure 13. Common-Mode Transient Immunity Test Circuit



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 14. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs

STRUMENTS

XAS






Figure 15. ISO3086T Recommended Minimum Differential Input Voltage vs Signaling Rate

INPUT	ENABLE	OUTPUTS		
(D)	(DE)	Y	Z	
Н	Н	Н	L	
L	H	L	Н	
Х		hi-Z	hi-Z	
Х	OPEN	hi-Z	hi-Z	
OPEN	Н	Н	L	

Table 1. Driver Function Table⁽¹⁾

(1) H = High Level, L= Low Level, X = Don't Care, hi-Z = High Impedance (off)

DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE (RE)	OUTPUT (R)							
-0.01 V ≤ V _{ID}	L	Н							
–0.2 V < V _{ID} –0.01 V	L	?							
$V_{ID} \leq -0.2 V$	L	L							
X	Н	hi-Z							
X	OPEN	hi-Z							
Open circuit	L	Н							
Short Circuit	L	Н							
Idle (terminated) bus	L	Н							

(1) H = High Level, L= Low Level, X = Don't Care, hi-Z = High Impedance (Off), ? = Indeterminate



IEC INSULATION AND SAFETY RELATED SPECIFICATIONS FOR 16-DW PACKAGE

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance ⁽¹⁾)	Shortest terminal to terminal distance through air	8.3			mm
L(102)	Minimum external tracking (Creepage ⁽¹⁾)	Shortest terminal to terminal distance across the package surface	8.1			mm
СТІ	Tracking resistance(Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	400			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
CIO	Barrier capacitance Input to output	$V_{I} = V_{CC}/2 + 0.4 \sin (2\pi ft), f = 1 \text{ MHz}, V_{CC} = 5 \text{ V}$		2		pF
CI	Input capacitance to ground	V _{IO} = 0.4 sin (2πft), f = 1 MHz		2		pF

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
	Rated mains voltage ≤ 150 V _{RMS}	I-IV
Installation classification	Rated mains voltage ≤ 300 V _{RMS}	I-III
	Rated mains voltage ≤ 400 V _{RMS}	I-II

IEC 60747-5-2 INSULATION CHARACTERISTICS⁽¹⁾

over recommended operating conditions (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS			
VIORM	Maximum working insulation voltage		566	V _{PK}	
V _{PR}	Input to output test voltage	Method b1, $V_{PR} = V_{IORM} \times 1.875$, 100% Production test with t = 1 s, Partial discharge < 5 pC	1062	V _{PK}	
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, t = 10 s, Partial discharge < 5pC	906		
		After Input/Output Safety Test Subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$, t = 10 s, Partial discharge < 5 pC	680		
V _{IOTM}	Maximum transient overvoltage	t = 60 s	4242	V _{PK}	
VIOSM	Maximum surge voltage	Tested per IEC 60065 (Qualification Test)	4242	V _{PK}	
R _S	Insulation resistance	$V_{IO} = 500 \text{ V at } T_{S}$	> 10 ⁹	Ω	
	Pollution degree		2		

(1) Climatic Classification 40/125/21

SLLSE27C - JANUARY 2011 - REVISED JULY 2011



REGULATORY INFORMATION

VDE	UL
Certified according to DIN EN / IEC 60747-5-2 (VDE 0884 Part 2)	Recognized under 1577 Component Recognition Program
Basic Insulation Maximum Transient Overvoltage, 4242 V _{PK} Maximum Surge Voltage, 4242 V _{PK} Maximum Working Voltage, 566 V _{PK}	Single / Basic Isolation Voltage, 2500 V _{RMS} ⁽¹⁾
File Number: 40016131 (Approval Pending)	File Number: E181974 (Approval Pending)

(1) Production tested \ge 3000 V_{RMS} for 1 second in accordance with UL 1577.

IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply. Without current limiting, sufficient power is dissipated to overheat the die; and, damage the isolation barrier—potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{S}	Safety input, output, or supply current	DW-16	$\theta_{JA} = 80.5^{\circ}C/W, V_{I} = 5.5 V, T_{J} = 170^{\circ}C, T_{A} = 25^{\circ}C$			327	mA
T_S	Maximum case temperature	DVV-16				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

THERMAL INFORMATION

		ISO3086T	
	THERMAL METRIC ⁽¹⁾	DW	UNITS
		16 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	80.5	
$\theta_{JC(TOP)}$	Junction-to-case(top) thermal resistance	43.8	
θ_{JB}	Junction-to-board thermal resistance	49.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	13.8	C/VV
ΨЈВ	Junction-to-board characterization parameter	41.4	
θ _{JC(BOTTOM)}	Junction-to-case(bottom) thermal resistance	n/a	
P _D ⁽²⁾	$V_{CC1} = V_{CC2} = 5.5V$, $T_J = 150^{\circ}C$, $R_L = 54\Omega$, $C_L = 50pF$ (Driver), $C_L = 15pF$ (Receiver), Input a 10 MHz 50% duty cycle square wave to Driver and Receiver	490	mW

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) P_D = Maximum device power dissipation






Figure 16. DW-16 θ_{JC} Thermal Derating Curve per IEC 60747-5-2


ISO3086T

SLLSE27C - JANUARY 2011 - REVISED JULY 2011




www.ti.com


EQUIVALENT CIRCUIT SCHEMATICS









TEXAS INSTRUMENTS



-








TEXAS INSTRUMENTS

www.ti.com







www.ti.com

APPLICATION INFORMATION

REFERENCE DESIGN

ISO3086T Reference design (SLUU469) and miniature evaluation boards are available.

TRANSIENT VOLTAGES

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of the ISO3086T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can easily exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but very high voltage transients.

Figure 32 models the ISO3086T bus IO connected to a noise generator. C_{IN} and R_{IN} is the device and any other stray or added capacitance or resistance across the A or B pin to GND2, C_{ISO} and R_{ISO} is the capacitance and resistance between GND1 and GND2 of the ISO308x plus those of any other insulation (transformer, etc.), and we assume stray inductance negligible. From this model, the voltage at the isolated bus return is Z_{ISO}

 $v_{GND2} = v_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}}$ and will always be less than 16 V from V_N. If the ISO3086 are tested as a stand-alone device, $R_{IN} = 6 \times 10^4 \Omega$, $C_{IN} = 16 \times 10^{-12}$ F, $R_{ISO} = 10^9 \Omega$ and $C_{ISO} = 10^{-12}$ F.

Note from Figure 32 that the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency,

$$\frac{v_{GND2}}{v_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6 \times 10^4}$$

or essentially all of noise appears across the barrier. At very high frequency,

$$\frac{v_{GND2}}{v_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94$$

and 94% of $V_{\rm N}$ appears across the barrier. As long as $R_{\rm ISO}$ is greater than $R_{\rm IN}$ and $C_{\rm ISO}$ is less than $C_{\rm IN},$ most of transient noise appears across the isolation barrier, as it should.

We recommend the reader **not** test equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.




Figure 32. Noise Model



REVISION HISTORY

Cł	anges from Original (January 2011) to Revision A Page
•	Changed the data sheet From: Preview To: Production
•	Changed the Features and Description 1
•	Added Figure 1 Typical Application Circuit 2
Cł	nanges from Revision A (March 2011) to Revision B Page
•	Deleted the MIN and MAX values from rows, t _{r_d} , t _{f_D} , and t _{BBM} of the TRANSFORMER DRIVER CHARACTERISTICS table
Cł	nanges from Revision B (July 2011) to Revision C Page
•	Added Note 1 to the TRANSFORMER DRIVER CHARACTERISTICS table
•	Changed the TRANSFORMER DRIVER CHARACTERISTICS table - f_{St} Test Conditions From: $V_{CC1} = 9V$ To: $V_{CC1} = 2.4$ and Changed the TYP value From: 230 To: 350 kHz



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
ISO3086TDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T	Samples
ISO3086TDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



	Package	Package	Pins	SPQ	Γ
All dimensions are nomina					

Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO3086TDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

22-Oct-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO3086TDWR	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- F. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated