

LM48560 Boomer™ Audio Power Amplifier Series High Voltage Class H Ceramic Speaker Driver with Automatic Level Control

Check for Samples: [LM48560](#)

FEATURES

- Class H Topology
- Integrated Boost Converter
- Bridge-Tied Load (BTL) Output
- Selectable Differential Inputs
- Selectable Control Interfaces
 - (Hardware or Software mode)
- I²C Programmable ALC
- Low Supply Current
- Minimum External Components
- Micro-Power Shutdown
- Available in Space-Saving DSBGA Package

APPLICATIONS

- Touch screen Smart Phones
- Tablet PCs
- Portable Electronic Devices
- MP3 Players

KEY SPECIFICATIONS

- Output Voltage at $V_{DD} = 3.6V$,
 $R_L = 1.5\mu F + 10\Omega$, THD+N $\leq 1\%$
 - 30V_{P-P} (Typ)
- Quiescent Power Supply Current at 3.6V (ALC Enabled)
 - 4mA (Typ)
- Power Dissipation at 25V_{P-P}, 1W (Typ)
- Shutdown Current, 0.1 μA (Typ)

DESCRIPTION

The LM48560 is a high voltage, high efficiency, Class H driver for ceramic speakers and piezo actuators. The LM48560's Class H architecture offers significant power savings compared to traditional Class AB amplifiers. The device provides 30V_{P-P} output drive while consuming just 4mA of quiescent current from a 3.6V supply.

The LM48560 features TI's unique automatic level control (ALC) that provides output limiter functionality. The LM48560 features two fully differential inputs with separate gain settings, and a selectable control interface. In software control mode, the gain control and device modes are configured through the I²C interface. In hardware control mode, the gain and input mux are configured through a pair of logic inputs.

The LM48560 has a low power shutdown mode that reduces quiescent current consumption to 0.1 μA . The LM48560 is available in an ultra-small 16-bump DSBGA package (1.97mm x 1.97mm).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Boomer is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2011–2013, Texas Instruments Incorporated

Typical Application





Figure 1. Typical Application Circuit

Connection Diagram



**Figure 2. DSBGA Package
1.97mm x 1.97mm x 0.6mm
Top View
See Package Number YZR0016**

BUMP DESCRIPTIONS

Bump	Name	Description
A1	OUT+	Amplifier Non-Inverting Output
A2	SGND	Amplifier Ground
A3	IN1–	Amplifier Inverting Input 1
A4	IN1+	Amplifier Non-Inverting Input 1
B1	OUT–	Amplifier Inverting Output
B2	$\overline{\text{SHDN}}$	Active Low Shutdown. Connect $\overline{\text{SHDN}}$ to GND to disable device. Connect SHDN to V_{DD} for normal operation
B3	IN2–	Amplifier Inverting Input 2
B4	IN2+	Amplifier Non-Inverting Input 2
C1	V_{BST}	Boost Converter Output
C2	SW/ $\overline{\text{HW}}$	Mode Selection Control: SW/HW = 0 → Hardware Mode SW/HW = 1 → Software Mode
C3	SCL/GAIN	I ² C Serial Clock Input (Software Mode) Gain Select Input (Hardware Mode) see (Table 2)
C4	SDA/SEL	I ² C Serial Data Input (Software Mode) Amplifier Input Select (Hardware Mode) see (Table 2)
D1	SET	ALC Timing Input
D2	V_{DD}	Power Supply
D3	SW	Boost Converter Switching Node
D4	PGND	Boost Converter Ground



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage ⁽¹⁾		6V
SW Voltage		25V
V_{BST} Voltage		21V
Input Voltage		–0.3V to V_{DD} + 0.3V
Power Dissipation ⁽³⁾		Internally limited
ESD Rating, Human Body Model ⁽⁴⁾		2kV
ESD Rating	Machine Model ⁽⁵⁾	100V
	Charge Device Model ⁽⁶⁾	500V
Storage Temperature		–65°C to + 150°C
Junction Temperature		150°C
Thermal Resistance	θ_{JA} (TLA16Z1A)	55 °C/W
Soldering Information		See AN-1112 (SNVA009) "DSBGA Wafer Level Chip Scale Package."

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the given in Absolute Maximum Ratings, whichever is lower.
- (4) Human body model, applicable std. JESD22-A114C.
- (5) Machine model, applicable std. JESD22-A115-A.
- (6) Charge device model, applicable std. JESD22-C101-C.

Operating Ratings

Temperature Range	$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
Supply Voltage	V_{DD}	$2.7\text{V} \leq V_{\text{DD}} \leq 5.5\text{V}$

Electrical Characteristics $V_{\text{DD}} = 3.6\text{V}^{(1)(2)}$

The following specifications apply for $R_L = 1.5\mu\text{F} + 10\Omega$, $C_{\text{BST}} = 1\mu\text{F}$, $C_{\text{IN}} = 0.47\mu\text{F}$, $C_{\text{SET}} = 100\text{nF}$, $A_V = 24\text{dB}$ unless otherwise specified. Limits apply for $T_A = 25^{\circ}\text{C}$.

Symbol	Parameter	Conditions	LM48560			Units (Limits)
			Min (3)	Typ (4)	Max (3)	
V_{DD}	Supply Voltage Range		2.7		5.5	V
I_{DD}	Quiescent Power Supply Current	$V_{\text{IN}} = 0\text{V}$, $R_L = \infty$				
		ALC Enabled		4	6	mA
		ALC Disabled		3.6		mA
P_{D}	Power Consumption	$V_{\text{OUT}} = 25V_{\text{P-P}}$, $f = 1\text{kHz}$		1		W
I_{SD}	Shutdown Current	Software Mode		2.5	4.4	μA
		Hardware Mode		0.1	2	μA
T_{WU}	Wake-up Time	From Shutdown		15		ms
V_{OS}	Differential Output Offset Voltage	$A_V = 24\text{V}$		10	90	mV
		$A_V = 0\text{dB}$ (Boost Disabled)		5	20	mV
A_V	Gain (Hardware Mode)	IN1 GAIN = 0	0.5	0	0.5	dB
		GAIN = 1	5.5	6	6.5	dB
		IN2 GAIN = 0	23.5	24	24.5	dB
		GAIN = 1	29.5	30	30.5	dB
	Gain (Software Mode)	Boost Disabled GAIN1 = 0, GAIN0 = 0	−0.5	0	0.5	dB
		GAIN1 = 0, GAIN0 = 1	5.5	6	6.5	dB
		GAIN1 = 1, GAIN0 = 0	11.5	12	12.5	dB
		GAIN1 = 1, GAIN0 = 1	17.5	18	18.5	dB
		Boost Enabled GAIN1 = 0, GAIN0 = 0	20.5	21	21.5	dB
		GAIN1 = 0, GAIN0 = 1	23.5	24	24.5	dB
		GAIN1 = 1, GAIN0 = 0	26.5	27	27.5	dB
		GAIN1 = 1, GAIN0 = 1	29.5	30	30.5	dB
	Gain Step Size (Software Mode)			3		dB
R_{IN}	Input Resistance	$A_V = 0\text{dB}$	46	50	58	k Ω
		$A_V = 30\text{dB}$	46	50	58	k Ω
V_{OUT}	Output Voltage	THD+N = 1%				
		$f = 200\text{Hz}$		30		$V_{\text{P-P}}$
		$f = 1\text{kHz}$	25	30		$V_{\text{P-P}}$
THD+N	Total Harmonic Distortion + Noise	$V_{\text{OUT}} = 18V_{\text{P-P}}$, $f = 1\text{kHz}$		0.08		%
PSRR	Power Supply Rejection Ratio (Figure 3)	$V_{\text{DD}} = 3.6\text{V} + 200\text{mV}_{\text{P-P}}$ sine, Inputs = AC GND				
		$f_{\text{RIPPLE}} = 217\text{Hz}$	55	78		dB
		$f_{\text{RIPPLE}} = 1\text{kHz}$		76		dB

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the *Absolute Maximum Ratings* or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The *Recommended Operating Conditions* indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The *Electrical Characteristics* tables list ensured specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Datasheet min/max specification limits are ensured by design, test, or statistical analysis.
- (4) Typical values represent most likely parametric norms at $T_A = +25^{\circ}\text{C}$, and at the *Recommended Operation Conditions* at the time of product characterization and are not ensured.

Electrical Characteristics $V_{DD} = 3.6V^{(1)(2)}$ (continued)

The following specifications apply for $R_L = 1.5\mu F + 10\Omega$, $C_{BST} = 1\mu F$, $C_{IN} = 0.47\mu F$, $C_{SET} = 100nF$, $A_V = 24dB$ unless otherwise specified. Limits apply for $T_A = 25^\circ C$.



Symbol	Parameter	Conditions	LM48560			Units (Limits)
			Min (3)	Typ (4)	Max (3)	
CMRR	Common Mode Rejection Ratio (Figure 4)	$V_{CM} = 200mV_{p-p}$ sine				
		$f_{RIPPLE} = 217Hz$		68		dB
		$f_{RIPPLE} = 1kHz$		78		dB
SNR	Signal-to-Noise-Ratio	Boost Disabled, A-weighted		107		dB
		Boost Enabled A-weighted		98		dB
ϵ_{OS}	Output Noise	A-weighted $A_V = 24dB$ $A_V = 0dB$ (Boost Disabled)		134 16		μV_{RMS} μV_{RMS}
T_A	Attack Time	$ATK1:ATK0 = 00$, $C_{SET} = 100nF$		0.83		ms
T_R	Release time	$RLT1:RLT0 = 00$, $C_{SET} = 100nF$		0.5		s
f_{SW}	Boost Converter Switching Frequency			2		MHz
I_{LIMIT}	Boost Converter Current Limit			1.5		A
V_{IH}	Logic High Input Threshold	\overline{SHDN}	1.4			V
V_{IL}	Logic Low Input Threshold	\overline{SHDN}			0.5	V
I_{IN}	Input Leakage Current	\overline{SHDN}		0.1	0.2	μA

I²C Interface Characteristics⁽¹⁾⁽²⁾

The following specifications apply for $R_{PU} = 1k\Omega$ to V_{DD} , $SW/\overline{HW} = 1$ (Software Mode) unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM48560			Units (Limits)
			Min (3)	Typ (4)	Max (3)	
V_{IH}	Logic Input High Threshold	SDA, SCL	1.1			V
V_{IL}	Logic Input Low Threshold	SDA, SCL			0.5	V
	SCL Frequency				400	kHz
t_1	SCL Period		2.5			μs
t_2	SDA Setup Time		250			ns
t_3	SDA Stable Time		250			ns
t_4	Start Condition Time		250			ns
t_5	Stop Condition Time		250			ns

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the *Absolute Maximum Ratings* or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The *Recommended Operating Conditions* indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The *Electrical Characteristics* tables list ensured specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Typical values represent most likely parametric norms at $T_A = +25^\circ C$, and at the *Recommended Operation Conditions* at the time of product characterization and are not ensured.
- (4) Charge device model, applicable std. JESD22-C101-C.

**Figure 3. PSRR Test Circuit****Figure 4. CMRR Test Circuit**

Typical Performance Characteristics

All typical performance curves are taken with conditions seen in [Figure 1](#) (Typical Application Circuit), unless otherwise specified.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.

Typical Performance Characteristics (continued)

All typical performance curves are taken with conditions seen in [Figure 1](#) (Typical Application Circuit), unless otherwise specified.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.

Typical Performance Characteristics (continued)

All typical performance curves are taken with conditions seen in Figure 1 (Typical Application Circuit), unless otherwise specified.




Figure 17.




Figure 18.

TOTAL POWER CONSUMPTION vs OUTPUT VOLTAGE
 $V_{DD} = 3.6\text{V}$, $C_L = 0.6\mu\text{F}$




Figure 19.

TOTAL POWER CONSUMPTION vs OUTPUT VOLTAGE
 $V_{DD} = 3.6\text{V}$, $C_L = 1.0\mu\text{F}$




Figure 20.

TOTAL POWER CONSUMPTION vs OUTPUT VOLTAGE
 $V_{DD} = 3.6\text{V}$, $C_L = 1.5\mu\text{F}$




Figure 21.

COMMON MODE REJECTION RATIO vs FREQUENCY
 $V_{CM} = 200\text{mV}_{P-P}$, $C_{IN} = 10\mu\text{F}$, $V_{DD} = 3.6\text{V}$, $C_L = 1.5\mu\text{F}$




Figure 22.

Typical Performance Characteristics (continued)

All typical performance curves are taken with conditions seen in [Figure 1](#) (Typical Application Circuit), unless otherwise specified.




Figure 23.

APPLICATION INFORMATION

READ/WRITE I²C COMPATIBLE INTERFACE

The LM48560 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM48560 and the master can communicate at clock rates up to 400kHz. Figure 24 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM48560 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition Figure 25. Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse Figure 26. The LM48560 device address is 1101111.

I²C BUS FORMAT




Figure 24. I²C Timing Diagram




Figure 25. Start and Stop Diagram

WRITE SEQUENCE

The example write sequence is shown in Figure 26. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/W bit ($R/\bar{W} = 0$ indicating the master is writing to the LM48560). The data is latched in on the rising edge of the clock. Each address bit must be stable while SDA is HIGH. After the R/W bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48560 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register address word is sent, MSB first. Each data bit should be stable while SCL is HIGH. After the 8-bit register address is sent, the LM48560 sends another ACK bit. Upon receipt of the acknowledge, the 8-bit register data is sent, MSB first. The register data word is followed by an ACK, upon receipt of which, the master issues a STOP bit, allowing SDA to go high while SDA is high.



Figure 26. Example I²C Write Cycle

READ SEQUENCE

The example read sequence is shown in [Figure 27](#). The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, followed by the $R/\overline{W} = 1$ ($R/\overline{W} = 1$ indicating the master wants to read data from the LM48560). After the R/\overline{W} bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48560 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK). Once the master device registers the ACK bit, the 8-bit register address word is sent, MSB first, followed by an ACK and selected register data from the LM48560. The register data is sent MSB first. Following the acknowledgement of the register data word [7:0], the master issues a STOP bit, allowing SDA to go high while SDA is high.




Figure 27. Example I²C Read Cycle

Table 1. Device Address

	B7	B6	B5	B4	B3	B2	B1	B0 (R/ \overline{W})
Device Address	1	1	0	1	1	1	1	0

Table 2. Mode Selection

SW/HW	SDA/SEL	SCL/GAIN	MODE
0	0 (Boost Disabled)	0	IN1, A _V = 0
		1	IN1, A _V = 6
	1 (Boost Enabled)	0	IN2, A _V = 24
		1	IN2, A _V = 30
1	X	X	I ² C Mode

Table 3. I²C Control Registers

REGISTER ADDRESS	Register Name	B7	B6	B5	B4	B3	B2	B1	B0
0x00h	SHUTDOWN CONTROL	X	X	X	X	TURN_ON	IN_SEL	BOOST_EN	$\overline{\text{SHDN}}$
0x01h	NO CLIP CONTROL	X	RLT1	RLT0	ATK1	ATK0	PLEV2	PLEV1	PLEV0
0x02h	GAIN CONTROL	X	X	X	X	X	X	GAIN1	GAIN0
0x03h	TEST MODE	X	X	X	X	X	X	X	X

Table 4. Shutdown Control Register

BIT	NAME	VALUE	DESCRIPTION
B7:B4	UNUSED	X	Unused, set to 0
B3	TURN_ON	0	Normal turn on time, $t_{WU} = 15\text{ms}$
		1	Fast turn on time, $t_{WU} = 5\text{ms}$
B2	IN_SEL	0	Input 1 selected
		1	Input 2 selected
B1	BOOST_EN	0	Boost disabled
		1	Boost enabled
B0	$\overline{\text{SHDN}}$	0	Device shutdown
		1	Device enabled

Table 5. No Clip Control Register

BIT	NAME	VALUE			DESCRIPTION
B7	UNUSED	X			Unused, set to 0
B6:B5	RLT1 (B6) RLT0 (B5)	B6	B5		Sets Release Time based on C_{SET} . See RELEASE TIME section.
		0	0		$T_R = 0.5\text{s}$
		0	1		$T_R = 0.38\text{s}$
		1	0		$T_R = 0.21\text{s}$
		1	1		$T_R = 0.17\text{s}$
B4:B3	ATK1 (B4) ATK0 (B3)	B4	B3		Sets Attack Time based on C_{SET} . See ATTACK TIME section.
		0	0		$T_A = 0.83\text{ms}$
		0	1		$T_A = 1.2\text{ms}$
		1	0		$T_A = 1.5\text{ms}$
		1	1		$T_A = 2.2\text{ms}$
B2:B0	PLEV2 (B2) PLEV1 (B1) PLEV0 (B0)	B2	B1	B0	Sets output voltage limit level.
		0	0	0	Voltage Limit disabled
		0	0	1	$V_{TH(VLIM)} = 14V_{P-P}$
		0	1	0	$V_{TH(VLIM)} = 17V_{P-P}$
		0	1	1	$V_{TH(VLIM)} = 20V_{P-P}$
		1	0	0	$V_{TH(VLIM)} = 22V_{P-P}$
		1	0	1	$V_{TH(VLIM)} = 25V_{P-P}$
		1	1	0	$V_{TH(VLIM)} = 28V_{P-P}$
		1	1	1	Voltage Limit disabled

Table 6. Gain Control Register

BIT	NAME	VALUE		DESCRIPTION
B7:B2	UNUSED	X		Unused, set to 0
B1:B0	GAIN1(B1) GAIN0 (B0)	B1	B0	Sets amplifier gain. Boost disabled (BOOST_EN = 0)
		0	0	0dB
		0	1	6dB
		1	0	12dB
		1	1	18dB

Table 6. Gain Control Register (continued)


BIT	NAME	VALUE		DESCRIPTION
		B1	B0	
B1:B0	GAIN1(B1) GAIN0(B0)	0	0	Sets amplifier gain. Boost enabled (BOOST_EN = 1) 21dB
		0	1	24dB
		1	0	27dB
		1	1	30dB

GENERAL AMPLIFIER FUNCTION

The LM48560 is a fully differential, Class H piezo driver for ceramic speakers and haptic actuators. The integrated, high efficiency boost converter dynamically adjusts the amplifier's supply voltage based on the output signal, increasing headroom and improving efficiency compared to a conventional Class AB driver. The fully differential amplifier takes advantage of the increased headroom and bridge-tied load (BTL) architecture, delivering significantly more voltage than a single-ended amplifier.

CLASS H OPERATION

Class H is a modification of another amplifier class (typically Class B or Class AB) to increase efficiency and reduce power dissipation. To decrease power dissipation, Class H uses a tracking power supply that monitors the output signal and adjusts the supply accordingly. When the amplifier output is below $3V_{P-P}$, the nominal boost voltage is 6V. As the amplifier output increases above $3V_{P-P}$, the boost voltage tracks the amplifier output as shown in Figure 28. When the amplifier output falls below $3V_{P-P}$, the boost converter returns to its nominal output voltage. Power dissipation is greatly reduced compared to conventional Class AB drivers.

**Figure 28. Class H Operation**

DIFFERENTIAL AMPLIFIER EXPLANATION

The LM48560 features a fully differential amplifier. A differential amplifier amplifies the difference between the two input signals. A major benefit of the fully differential amplifier is the improved common mode rejection ratio (CMRR) over single ended input amplifiers. The increased CMRR of the differential amplifier reduces sensitivity to ground offset related noise injection, especially important in noisy systems.

AUTOMATIC LEVEL CONTROL (ALC)

The ALC is available in software mode only, and only in boosted mode. In hardware mode ALC is always disabled. The ALC limits the peak output voltage to the programmed value. Consequently, it limits the peak boost voltage, as this is derived from the output voltage. The ALC is continuous, in that it provides a continuous adjustment of the voltage gain in order to limit the output voltage to the programmed value. The available gain adjustment range is typically 8dB. When the input amplitude is further increased beyond the ALC attenuation range, the output will again increase. This is illustrated in the Typical Performance Graphs, as seen on the $14V_{PP}$ plot in the Input voltage vs Output Voltage curve. The attack and decay of the ALC is programmed by software and works in conjunction with the external capacitor C_{SET} . Typically C_{SET} is $0.1\mu F$, although it can be changed from $0.1\mu F$ to $4.7\mu F$ to select other ranges of attack and decay time.

ATTACK TIME

Attack time (t_{ATK}) is the time it takes for the gain to be reduced by 6dB once the audio signal exceeds the ALC threshold. Fast attack times allow the ALC to react quickly and prevent transients such as symbol crashes from being distorted. However, fast attack times can lead to volume pumping, where the gain reduction and release becomes noticeable, as the ALC cycles quickly. Slower attack times cause the ALC to ignore the fast transients, and instead act upon longer, louder passages. Selecting an attack time that is too slow can lead to increased distortion in the case of the No Clip function, and possible output overload conditions in the case of the Voltage limiter. The attack time is set by a combination of the value of C_{SET} and the attack time coefficient as given by [Equation 1](#):

$$t_{\text{ATK}} = 20\text{k}\Omega C_{\text{SET}} / \alpha_{\text{ATK}} \quad (1)$$

Where α_{ATK} is the attack time coefficient ([Table 7](#)) set by bits B4:B3 in the Voltage Limit Control Register. The attack time coefficient allows the user to set a nominal attack time. The internal 20k Ω resistor is subject to temperature change, and it has tolerance between -11% to +20%.

Table 7. Attack Time Coefficient

B4	B3	α_{ATK}
0	0	2.4
0	1	1.7
1	0	1.3
1	1	0.9

RELEASE TIME

Release time (t_{RL}) is the time it takes for the gain to return from 6dB to its normal level once the audio signal returns below the ALC threshold. A fast release time allows the ALC to react quickly to transients, preserving the original dynamics of the audio source. However, similar to a fast attack time, a fast release time contributes to volume pumping. A slow release time reduces the effect of volume pumping. The release time is set by a combination of the value of C_{SET} and release time coefficient as given by [Equation 2](#):

$$t_{\text{RL}} = 20\text{M}\Omega C_{\text{SET}} / \alpha_{\text{RL}} \quad (\text{s}) \quad (2)$$

where α_{RL} is the release time coefficient ([Table 8](#)) set by bits B6:B5 in the No Clip Control Register. The release time coefficient allows the user to set a nominal release time. The internal 20M Ω is subject to temperature change, and it has tolerance between -11% to +20%.

Table 8. Release Time Coefficient

B6	B5	α_{RL}
0	0	4
0	1	5.3
1	0	9.5
1	1	11.8

BOOST CONVERTER

The LM48560 features an integrated boost converter with a dynamic output control. The device monitors the output signal of the amplifier, and adjusts the output voltage of the boost converter to maintain sufficient headroom while improving efficiency.

SOFTWARE/HARDWARE MODE

Device operation in hardware or software mode is determined by the state of the SW/HW pin. Connect SW/HW to ground for hardware mode, and connect to V_{DD} for software mode.

SW/HW	SDA/SEL	SCL/GAIN	MODE
0	0 (Boost Disabled)	0	IN1, $A_v = 0$
		1	IN1, $A_v = 6$
	1 (Boost Enabled)	0	IN2, $A_v = 24$
		1	IN2, $A_v = 30$
1	SDA	SCL	I ² C Mode

GAIN SETTING

The LM48560 features four internally configured gain settings 0db, 6dB, and 30dB. The device gain is selected through a single pin (GAIN). The gain settings are shown in [Table 9](#).

Table 9. Gain Setting

GAIN	GAIN SETTING IN1	GAIN SETTING IN2
0	0dB	24dB
1	6dB	30dB

SHUTDOWN FUNCTION

The LM48560 features a low current shutdown mode. Set $\overline{SD} = \text{GND}$ to disable the amplifier and boost converter and reduce supply current to 0.01 μA .

SINGLE-ENDED INPUT CONFIGURATION

The LM48560 is compatible with single-ended sources. When configured for single-ended inputs, input capacitors must be used to block and DC component at the input of the device. [Figure 29](#) shows the typical single-ended applications circuit.




Figure 29. Single-Ended Input Configuration

PROPER SELECTION OF EXTERNAL COMPONENTS

ALC Timing (C_{SET}) Capacitor Selection

The recommended range value of C_{SET} is between .01 μF to 1 μF . Lowering the value below .01 μF can increase the attack time but LM48560 ALC ability to regulate its output can be disrupted and approaches the hard limiter circuit. This in turn increases the THD+N and audio quality will be severely affected.

Power Selection of External Components

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Place a 1 μF ceramic capacitor from V_{DD} to GND. Additional bulk capacitance may be added as required.

Boost Converter Capacitor Selection

The LM48560 boost converter requires three external capacitors for proper operation: a 1 μ F supply bypass capacitor, and 1 μ F + 100pF output reservoir capacitors. Place the supply bypass capacitor as close to V_{DD} as possible. Place the reservoir capacitors as close to VBST and VAMP as possible. Low ESR surface-mount multi-layer ceramic capacitors with X7R or X5R temperature characteristics are recommended. Select output capacitors with voltage rating of 25V or higher. Tantalum, OS-CON and aluminum electrolytic capacitors are not recommended. See [Table 10](#) for suggested capacitor manufacturers.

Inductor Selection

The LM48560 boost converter is designed for use with a 4.7 μ H inductor. Choose an inductor with a saturation current rating greater than the maximum operating peak current of the LM48560 (> 1A). This ensures that the inductor does not saturate, preventing excess efficiency loss, over heating and possible damage to the inductor. Additionally, choose an inductor with the lowest possible DCR (series resistance) to further minimize efficiency losses.

Diode Selection

Use a Schottkey diode as shown in [Figure 1](#). A 20V diode such as the NSR0520V2T1G from On Semiconductor is recommended. The NSR0520V2T1G is designed to handle a maximum average current of 500mA.

PCB LAYOUT GUIDELINES

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM48560 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

DEMO BOARD USER GUIDE

Quick Start Guide (Hardware Mode):

1. Short pins 1 (VDD) and 2 of JU1 for normal operation.
2. Short pins 2 and 3(GND) of JU7 to set the device in hardware mode.
3. Short pins 2 and 3 (GND) of JU3 to select IN1.
4. Short pins 2 and 3 (GND) of JU2 for 0dB gain.
5. Connect a power supply (2.7V-5.5V) and ground reference respectively to the VDD and GND headers on the demo board.
6. Connect a differential audio input to IN1+ and IN2-
7. Power on the board and observe the output on OUT+ and OUT-

Quick Start Guide (Software Mode):


1. Short pins 1 (VDD) and 2 of JU1 for normal operation.
2. Short pins 1 (VDD) and 2 of JU7 to set the device in software mode.
3. Short pins 1 (VDD) and 2 of JU3 to select IN2.
4. Short pins 2 and 3 (GND) of JU2 for 24dB gain.
5. Connect a power supply (2.7V-5.5V) and ground reference respectively to the VDD and GND headers on the demo board.
6. Connect a differential audio input to IN1+ and IN2-
7. Connect the USB/I2C board to the LM48560 demo board.
8. Connect the USB/I2C board to a PC
9. Turn on the power supply
10. Launch the LM48560 software GUI
11. Verify that the bottom left corner of the GUI reads “USB Connected ALL ACK⁽¹⁾”
12. Select the following:
 - (a) INPUT SELECT = INPUT 1
 - (b) BOOST = ON
 - (c) TURN ON TIME = NORMAL
 - (d) GAIN = 0dB

(1) If the GUI reads “USB I/O error NAK” the device has not been acknowledged, please double check your connections.

Table 10. Header Functionality

Designator	Function	Notes
VDD	VDD	Power Supply
GND	GND	Ground reference
OUT+	OUTPUT	Positive output terminal
OUT-	OUTPUT	Negative output terminal
IN1+	INPUT 1	Positive input terminal 1
IN1-	INPUT 1	Negative input terminal 1
IN2+	INPUT 2	Positive input terminal 2
IN2-	INPUT 2	Negative input terminal 2
JU1	Shutdown	Short pin 1 (VDD) and pin 2 for normal operation Short pin 2 and pin 3 (GND) for device shutdown
JU2	SCL/Gain Select	Hardware mode: Short pin 2 to pin 1 (VDD) for higher gain. Short pin 2 to pin 3(GND) for lower gain. (See Table 9) Software mode: Keep pins 1-3 open. Pin 2 = SCL for I2C communication
JU3	SDA/Input Select	Hardware mode: Short pin 2 to pin 1 (VDD) to select IN2. Short pin 2 to pin 3 (GND) to select IN1. (See Table 9) Software mode: Keep pins 1-3 open. Pin 2 = SCL for I2C communication
JU4	SCL Pullup	Short JU4 to connect pullup resistor to VDD. Open to use external I2C supply voltage
JU5	SDA pullup	Short JU5 to connect pullup resistor to VDD. Open to use external I2C supply voltage
JU6	I2C VDD	Short JU6 to use VDD as I2C VDD. Open to use external I2C supply voltage
JU7	SW/HW	Software Mode: Short pins 1 (VDD) and 2 Hardware Mode: Short pins 2 and 3(GND)

Demo Board Schematic



PC Board Layout




Figure 30. Top Silk Screen




Figure 31. Solder Mask Top




Figure 32. Top Layer




Figure 33. Layer 2




Figure 34. Layer 3




Figure 35. Drill Drawing




Figure 36. Silk Bottom




Figure 37. Solder Mask Bottom




Figure 38. Bottom Layer

Revision History

Rev	Date	Description
1.0	08/16/11	Initial WEB released.
1.01	09/21/11	Input edits under CLASS H OPERATION.
1.02	11/01/11	Edited curves 30150753, 54, 55, 56, and Figure 26 (I ² C Read Cycle).
1.03	11/10/11	Edited Figure 26 .
1.04	07/25/12	Input texts/limits edits in the EC table.
1.05	08/22/12	Edited Table 7 and Table 8 .
E	05/02/2013	Changed layout of National Data Sheet to TI format.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
LM48560TL/NOPB	ACTIVE	DSBGA	YZR	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		GO5	Samples
LM48560TLX/NOPB	ACTIVE	DSBGA	YZR	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		GO5	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM48560TL/NOPB	DSBGA	YZR	16	250	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1
LM48560TLX/NOPB	DSBGA	YZR	16	3000	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM48560TL/NOPB	DSBGA	YZR	16	250	210.0	185.0	35.0
LM48560TLX/NOPB	DSBGA	YZR	16	3000	210.0	185.0	35.0

YZR0016



D: Max = 1.99 mm, Min = 1.93 mm

E: Max = 1.99 mm, Min = 1.93 mm

4215051/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com