




#### **FEATURES**

Qualified for Automotive Applications

**UMENTS** 

- 2.7-V and 5-V Performance
- Rail-to-Rail Output Swing
- Input Bias Current: 1 pA Typ
- Input Offset Voltage: 0.25 mV Typ




Low Supply Current: 100 μA Typ

• Gain Bandwidth: 1 MHz Typ

Slew Rate: 1 V/μs Typ

Turn-On Time From Shutdown: 5 μs Typ

 Input Referred Voltage Noise (at 10 kHz): 20 nV/√Hz



#### **DESCRIPTION/ORDERING INFORMATION**

The LMV341 and LMV344 devices are single and quad CMOS operational amplifiers, respectively, with low voltage, low power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1 pA (typ) and an offset voltage of 0.25 mV (typ). The single supply amplifier is designed specifically for low-voltage (2.7 V to 5 V) operation, with a wide common-mode input voltage range that typically extends from -0.2 V to 0.8 V from the positive supply rail. Additional features are a  $20-\text{nV}/\sqrt{\text{Hz}}$  voltage noise at 10 kHz, 1-MHz unity-gain bandwidth,  $1-\text{V}/\mu$ s slew rate, and  $100-\mu$ A current consumption per channel.

An extended industrial temperature range from -40°C to 125°C makes this device suitable for automotive applications.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PAC	KAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>		
	SC-70 - DCK	Reel of 3000	LMV341QDCKRQ1	RR_		
-40°C to 125°C	SOT-23 – DBV	Reel of 3000	LMV341QDBVRQ1	RCH_		
	TSSOP - PW	Reel of 2000	LMV344IPWRQ1	LMV344Q		


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) DBV/DCK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **APPLICATION CIRCUIT: SAMPLE-AND-HOLD CIRCUIT**



### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

V <sub>+</sub>	Supply voltage <sup>(2)</sup>		5.5 V
$V_{ID}$	Differential input voltage (3)		±5.5 V
VI	Input voltage range (either input)		0 to 5.5 V
		DBV package	165°C/W
$\theta_{JA}$	Package thermal impedance (4)(5)	DCK package	259°C/W
		PW package	113°C/W
TJ	Operating virtual junction temperature	·	150°C
T <sub>stg</sub>	Storage temperature range		-65°C to 150°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V<sub>+</sub> specified for the measurement of I<sub>OS</sub>) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage (single-supply operation)	2.5	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

#### **ESD PROTECTION**

TEST CONDITIONS					
Human-Body Model (HBM)	2000	V			
Machine Model (MM)	200	V			



#### **ELECTRICAL CHARACTERISTICS**

 $V_{+}$  = 2.7 V, GND = 0 V,  $V_{IC}$  =  $V_{O}$  =  $V_{+}/2$ ,  $R_{L}$  > 1 M $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	T <sub>A</sub>		LMV341			LMV344		UNIT
	FARAMETER	TEST CONDIT	10143	'Α	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	ONIT
V	Input offset voltage			25°C		0.25	4		0.25	4	mV
V <sub>IO</sub>	Input offset voltage			Full range			4.5			4.5	mv
$\alpha_{\text{VIO}}$	Average temperature coefficient of input offset voltage			Full range		1.7			1.7		μV/°C
				25°C		1	120	·	1	120	54
$I_{IB}$	Input bias current			-40°C to 85°C			250	·		250	pA
				-40°C to 125°C			3			3	nA
I <sub>IO</sub>	Input offset current			25°C		6.6			6.6		fA
CMRR	Common-mode	0 ≤ V <sub>ICR</sub> ≤ 1.7 V		25°C	40	80		56	80		٦ <u>.</u>
CIVIKK	rejection ratio	0 ≤ V <sub>ICR</sub> ≤ 1.6 V		Full range	36			50			dB
1.	Supply-voltage	071/41/451/		25°C	45	82		65	82		1
k <sub>SVR</sub>	rejection ratio	$2.7 \text{ V} \leq \text{V}_{+} \leq 5 \text{ V}$	2.7 V ≤ V <sub>+</sub> ≤ 5 V		60			60			dB
$V_{ICR}$	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	0	-0.2 to 1.9	1.7	0	-0.2 to 1.9	1.7	V
		$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$		25°C	73	113		78	113		
^	Large-signal voltage			Full range	66			70			٦D
$A_V$	gain <sup>(2)</sup>	D 01:0 t- 4.05 \/		25°C	70	103		72	103		dB
		$R_L = 2 k\Omega$ to 1.35 V		Full range	63			64			
				25°C		24	60	•	24	60	
		B 010 105 1	Low level	Full range			95	•		95	
		$R_L = 2 k\Omega$ to 1.35 V	High level	25°C		26	60	•	26	60	
.,	Output swing		High level	Full range			95	•		95	mV
Vo	(delta from supply rails)		Low level	25°C		5	30	•	5	30	
	,			Full range			40	·		40	
		$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$		25°C		5.3	30	•	5.3	30	
			High level	Full range			40	•		40	
	Supply current		-1	25°C		100	170	•	100	170	
I <sub>CC</sub>	(per channel)			Full range			230	•		230	μΑ
	Output short- circuit	Sourcing		0500	20	32		18	24		
I <sub>OS</sub>	current	Sinking		25°C	15	24		15	24		mA
SR	Slew rate	$R_L = 10 \text{ k}\Omega^{(3)}$		25°C		1		•	1		V/μs
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, C_L = 200 \text{ p}$	F	25°C		1		•	1		MHz
Фт	Phase margin	$R_L = 100 \text{ k}\Omega$ $R_L = 100 \text{ k}\Omega$		25°C		72		•	72		deg
G <sub>m</sub>	Gain margin			25°C		20			20		dB
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		25°C		40			40		nV/√ <del>Hz</del>
In	Equivalent input noise current	f = 1 kHz	= 1 kHz			0.001			0.001		pA/√ <del>Hz</del>
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1,$ $R_L = 600 \Omega, V_I = 1 V_{PP}$		25°C		0.017			0.017		%

Typical values represent the most likely parametric norm. GND + 0.2 V  $\leq$  V<sub>O</sub>  $\leq$  V<sub>+</sub> - 0.2 V Connected as voltage follower with 2-V<sub>PP</sub> step input. Number specified is the slower of the positive and negative slew rates.



#### SHUTDOWN CHARACTERISTICS

 $\rm V_{+} = 2.7~V,~GND = 0~V,~V_{IC} = V_{O} = V_{+}/2,~R_{L} > 1~M\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
	Supply current in shutdown mode	V - 0 V	25°C	0.045	1000	nA
ICC(SHDN)	(per channel)	$V_{SD} = 0 V$	Full range		1.5	μΑ
t <sub>(on)</sub>	Amplifier turn-on time		25°C	5		μs
V	Chutdaya nin yaltaga yanga	ON mode	25°C	1.7 to 2.7	2.4 to 2.7	
$V_{SD}$	Shutdown pin voltage range	Shutdown mode	25 C	0 to 1	0 to 0.8	V



#### **ELECTRICAL CHARACTERISTICS**

 $V_{+} = 5 \text{ V}$ , GND = 0 V,  $V_{IC} = V_{O} = V_{+}/2$ ,  $R_{L} > 1 \text{ M}\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	T <sub>A</sub>		LMV341			LMV344		UNIT
	PARAMETER	TEST CONDI	IIONS	'A	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT
.,	lt -#t			25°C		0.25	4		0.25	4	\/
$V_{IO}$	Input offset voltage			Full range			4.5			4.5	mV
$\alpha_{\text{VIO}}$	Average temperature coefficient of input offset voltage			Full range		1.9			1.9		μV/°C
				25°C		1	200		1	200	pА
$I_{IB}$	Input bias current			-40°C to 85°C			375			375	рΑ
			-				5			5	nA
$I_{IO}$	Input offset current			25°C		6.6			6.6		fA
CMRR	Common-mode	$0 \le V_{ICR} \le 4 V$		25°C	46	86		56	86		dB
CIVILLIX	rejection ratio	$0 \le V_{ICR} \le 3.9 \text{ V}$		Full range	47			50			uБ
k	Supply-voltage	271/21/251/		25°C	45	82		65	82		dB
k <sub>SVR</sub>	rejection ratio	2.7 V ≤ V <sub>+</sub> ≤ 5 V		Full range	44			60			uБ
V <sub>ICR</sub>	Common-mode input voltage range	CMRR ≥ 50 dB	25°C	0	-0.2 to 4.2	4	0	-0.2 to 4.2	4	V	
		$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	25°C	78	116		78	116			
$A_V$	Large-signal voltage	KL = 10 K12 to 2.5 V	Full range	70			70			dB	
AV	gain <sup>(2)</sup>	B = 2 k0 to 2 5 V	$R_L = 2 k\Omega$ to 2.5 V		72	107		72	107		uБ
		K <sub>L</sub> = 2 KΩ 10 2.5 V		Full range	64			64			
			Low level	25°C		32	67		32	60	
		D 240 to 25 V	Low level	Full range			95			95	mV
	Output swing	$R_L = 2 k\Omega$ to 2.5 V	High level	25°C		34	60		34	60	
V			nign ievei	Full range			95			95	
Vo	(delta from supply rails)		Low level	25°C		7	30		7	30	
	•	D 40101 0514		Full range			45			40	
		$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		25°C		7	30		7	30	
			High level	Full range			40			40	
	Supply current		"	25°C		107	200		107	200	^
I <sub>CC</sub>	(per channel)			Full range			260			260	μΑ
	Output short-circuit	Sourcing		2500	85	113		70	90		A
los	current	Sinking		25°C	50	75		50	75		mA
SR	Slew rate	$R_L = 10 \text{ k}\Omega^{(3)}$		25°C		1			1		V/μs
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, C_L = 200 \text{ g}$	ρF	25°C		1			1		MHz
Φ <sub>m</sub>	Phase margin	R <sub>L</sub> = 100 kΩ		25°C		70			70		deg
G <sub>m</sub>	Gain margin	$R_L = 100 \text{ k}\Omega$		25°C		20			20		dB
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		25°C		39			39		nV/√ <del>Hz</del>
I <sub>n</sub>	Equivalent input noise current	f = 1 kHz		25°C		0.001			0.001		pA/√ <del>Hz</del>
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1,$ $R_L = 600 \Omega, V_I = 1 V_{PP}$	•	25°C		0.012			0.012		%

Typical values represent the most likely parametric norm. GND + 0.2 V  $\leq$  V<sub>O</sub>  $\leq$  V<sub>+</sub> - 0.2 V Connected as voltage follower with 2-V<sub>PP</sub> step input. Number specified is the slower of the positive and negative slew rates.




#### SHUTDOWN CHARACTERISTICS


 $\rm V_{+} = 5~\rm V,~GND = 0~\rm V,~\rm V_{IC} = \rm V_{O} = \rm V_{+}/2,~R_{L} > 1~\rm M\Omega$  (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
	Supply current in shutdown mode	$V_{SD} = 0 \text{ V}$	25°C	0.033	1	^
ICC(SHDN)	(per channel)	V <sub>SD</sub> = 0 V	Full range		1.5	μΑ
t <sub>(on)</sub>	Amplifier turn-on time		25°C	5		μs
V	Chuitdeuin nin velte se range	ON mode	25°C	3.1 to 5	4.5 to 5	V
$V_{SD}$	Shutdown pin voltage range	Shutdown mode	25 C	0 to 1	0 to 0.8	V




#### **TYPICAL CHARACTERISTICS**























**INSTRUMENTS** 

Texas

















## TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY





# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT VOLTAGE



**INSTRUMENTS** 

### **TYPICAL CHARACTERISTICS (continued)**

#### **GAIN AND PHASE MARGIN**

vs **FREQUENCY**  $(T_A = -40^{\circ}C, 25^{\circ}C, 125^{\circ}C)$ 160 140 V<sub>+</sub> = 5 V Phase  $R_L = 2 k\Omega$ 140 120 120 100 Phase Margin - Deg 100 80 -40°C Gain - dB Gain 80 60 25°C 60 40 125°C 40 20 25°C 125°C 20 0 -20 1k 0 10k 100k 1M 10M f - Frequency - Hz


Figure 21.

#### **GAIN AND PHASE MARGIN**

**FREQUENCY**  $(R_L = 600~\Omega,~2~k\Omega,~100~k\Omega)$ 140 160  $V_{+} = 2.7 \text{ V}$ Closed-Loop 140 120 Gain = 60 dB 120 100 100 80 Phase Margin -Gain - dB  $R_L = 600 \Omega$ 80 60  $R_L = 2 k\Omega$ Gain  $R_L = 100 \text{ k}\Omega$ 40  $R_L = 100 \text{ k}\Omega$ 40 20 20 = 2 kΩ 0  $R_L = 600 \Omega$ 0 -20 1k 10k 100k 1M 10M f - Frequency - Hz Figure 22.



#### **GAIN AND PHASE MARGIN**



#### **GAIN AND PHASE MARGIN**






Figure 24.
















### PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LMV341QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RCHE	Samples
LMV341QDCKRQ1	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RRE	Samples
LMV344IPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LMV344Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

TEXAS INSTRUMENTS

11-Apr-2013

#### OTHER QUALIFIED VERSIONS OF LMV341-Q1, LMV344-Q1:

● Catalog: LMV341, LMV344

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

### TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV341QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV341QDCKRQ1	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
LMV344IPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Mar-2013




#### \*All dimensions are nominal

1								
	Device	Package Type	ackage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
	LMV341QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
	LMV341QDCKRQ1	SC70	DCK	6	3000	203.0	203.0	35.0
	LMV344IPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

## DBV (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



## DBV (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



## DCK (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>