LP38842 1.5A Ultra Low Dropout Linear Regulators
Stable with Ceramic Output Capacitors

Check for Samples: LP38842

FEATURES

- **Ideal for Conversion from 1.8V or 1.5V Inputs**
- **Designed for use with low ESR Ceramic Capacitors**
- **0.8V, 1.2V and 1.5V Standard Voltages Available**
- **Ultra Low Dropout Voltage (115mV at 1.5A typ)**
- **1.5% Initial Output Accuracy**
- **Load Regulation of 0.1%/A (typical)**
- **30nA Quiescent Current in Shutdown (typical)**
- **Low Ground Pin Current at all Loads**
- **Over Temperature/Over Current Protection**
- **Available in 5 Lead TO-220 and DDPAK/TO-263 Packages**
- **−40°C to +125°C Junction Temperature Range**

APPLICATIONS

- **ASIC Power Supplies In:**
  - **Desktops, Notebooks, and Graphics Cards, Servers**
  - **Gaming Set Top Boxes, Printers and Copiers**
- **Server Core and I/O Supplies**
- **DSP and FPGA Power Supplies**
- **SMPS Post-Regulator**

DESCRIPTION

The LP38842 is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: Vbias provides voltage to drive the gate of the N-MOS power transistor, while Vin is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low Vin voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low quiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, yet minimum external capacitance is required to maintain loop stability.

The fast transient response of these devices makes them suitable for use in powering DSP, Microcontroller Core voltages and Switch Mode Power Supply post regulators. The parts are available in TO-220 and DDPAK/TO-263 packages.

Dropout Voltage: 115 mV (typ) at 1.5A load current.

Quiescent Current: 30 mA (typ) at full load.

Shutdown Current: 30 nA (typ) when $\overline{S/D}$ pin is low.

Precision Output Voltage: 1.5% room temperature accuracy.

TYPICAL APPLICATION CIRCUIT

* Minimum value required if Tantalum capacitor is used (see Application Hints).

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2004–2013, Texas Instruments Incorporated

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

CONNECTION DIAGRAM

Figure 1. TO-220, Top View

Figure 2. DDPAK/TO-263, Top View

Pin DESCRIPTIONS

Pin Name	Description
BIAS	The bias pin is used to provide the low current bias voltage to the chip which operates the internal circuitry and provides drive voltage for the N-FET.
OUTPUT	The regulated output voltage is connected to this pin.
GND	This is both the power and analog ground for the IC. Note that both pin three and the tab of the TO-220 and DDPAK/TO-263 packages are at ground potential. Pin three and the tab should be tied together using the PC board copper trace material and connected to circuit ground.
INPUT	The high current input voltage which is regulated down to the nominal output voltage must be connected to this pin. Because the bias voltage to operate the chip is provided separately, the input voltage can be as low as a few hundred millivolts above the output voltage.
SHUTDOWN	This provides a low power shutdown function which turns the regulated output OFF. Tie to V_{BIAS} if this function is not used.

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS [(1)(2)]

Storage Temperature Range	−65°C to +150°C
Lead Temp. (Soldering, 5 seconds)	260°C

ESD Rating
  Human Body Model [(3)]
  Machine Model [(4)]
	
	2 kV
	200V

Power Dissipation [(5)]	Internally Limited
V_{IN} Supply Voltage (Survival)	−0.3V to +6V
V_{BIAS} Supply Voltage (Survival)	−0.3V to +7V
Shutdown Input Voltage (Survival)	−0.3V to +7V
I_{OUT} (Survival)	Internally Limited
Output Voltage (Survival)	−0.3V to +6V
Junction Temperature	−40°C to +150°C

(1)   Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but **do not** ensure specific performance limits. For specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.
(2)   If Military/Aerospace specified devices are required, contact the Texas Instruments Semiconductor Sales Office/Distributors for availability and specifications.
(3)   The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin.
(4)   The machine model is a 220 pF capacitor discharged directly into each pin.
(5)   At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink thermal values. θ_{J-A} for TO-220 devices is 65°C/W if no heatsink is used. If the TO-220 device is attached to a heatsink, a θ_{J-S} value of 4°C/W can be assumed. θ_{J-A} for DDPAK/TO-263 devices is approximately 35°C/W if soldered down to a copper plane which is at least 1 square inches in area. If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.

RECOMMENDED OPERATING CONDITIONS

V_{IN} Supply Voltage	$(V_{OUT} + V_{DO})$ to 5.5V
Shutdown Input Voltage	0 to +5.5V
I_{OUT}	1.5A
Operating Junction Temperature Range	−40°C to +125°C
V_{BIAS} Supply Voltage	4.5V to 5.5V
V_{OUT}	0.8V to 1.5V

ELECTRICAL CHARACTERISTICS

Limits in standard typeface are for T_J = 25°C, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: V_{IN} = V_O(NOM) + 1V, V_{BIAS} = 4.5V, I_L = 10 mA, C_{IN} = 10 μF CER, C_{OUT} = 22 μF CER, C_{BIAS} = 1 μF CER, $V_{\overline{S/D}}$ = V_{BIAS}. Min/Max limits are specified through testing, statistical correlation, or design. [1]

Symbol	Parameter	Conditions	Min	Typ [2]	Max	Units
V_O	Output Voltage Tolerance	10 mA < I_L < 1.5A V_O(NOM) + 1V ≤ V_{IN} ≤ 5.5V 4.5V ≤ V_{BIAS} ≤ 5.5V	0.788 **0.776**	0.8	0.812 **0.824**	V
			1.182 **1.164**	1.2	1.218 **1.236**	
			1.478 **1.455**	1.5	1.523 **1.545**	
$\Delta V_O/\Delta V_{IN}$	Output Voltage Line Regulation [3]	V_O(NOM) + 1V ≤ V_{IN} ≤ 5.5V		0.01		%/V
$\Delta V_O/\Delta I_L$	Output Voltage Load Regulation [4]	10 mA < I_L < 1.5A		0.1	0.4 **1.1**	%/A
V_{DO}	Dropout Voltage [5]	I_L = 1.5A		115	175 **315**	mV
$I_Q(V_{IN})$	Quiescent Current Drawn from V_{IN} Supply	10 mA < I_L < 1.5A		30	35 **40**	mA
		$V_{\overline{S/D}}$ ≤ 0.3V		0.06	1 **30**	μA
$I_Q(V_{BIAS})$	Quiescent Current Drawn from V_{BIAS} Supply	10 mA < I_L < 1.5A		2	4 **6**	mA
		$V_{\overline{S/D}}$ ≤ 0.3V		0.03	1 **30**	μA
I_{SC}	Short-Circuit Current	V_{OUT} = 0V		4		A
Shutdown Input						
V_{SDT}	Output Turn-off Threshold	Output = ON		0.7	**1.3**	V
		Output = OFF	**0.3**	0.7		
Td (OFF)	Turn-OFF Delay	R_{LOAD} X C_{OUT} << Td (OFF)		20		μs
Td (ON)	Turn-ON Delay	R_{LOAD} X C_{OUT} << Td (ON)		15		
$I_{\overline{S/D}}$	$\overline{S/D}$ Input Current	$V_{\overline{S/D}}$ =1.3V		1		μA
		$V_{\overline{S/D}}$ ≤ 0.3V		−1		
θ_{J-A}	Junction to Ambient Thermal Resistance	TO-220, No Heatsink		65		°C/W
		DDPAK/TO-263, 1 sq.in Copper		35		
AC Parameters						
PSRR (V_{IN})	Ripple Rejection for V_{IN} Input Voltage	V_{IN} = V_{OUT} +1V, f = 120 Hz		80		dB
		V_{IN} = V_{OUT} + 1V, f = 1 kHz		65		
PSRR (V_{BIAS})	Ripple Rejection for V_{BIAS} Voltage	V_{BIAS} = V_{OUT} + 3V, f = 120 Hz		58		
		V_{BIAS} = V_{OUT} + 3V, f = 1 kHz		58		
e_n	Output Noise Density	f = 120 Hz		1		μV/$\overline{Hz}$
	Output Noise Voltage V_{OUT} = 1.5V	BW = 10 Hz − 100 kHz		150		μV (rms)
		BW = 300 Hz − 300 kHz		90		

(1) If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground.
(2) Typical numbers represent the most likely parametric norm for 25°C operation.
(3) Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
(4) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.
(5) Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value.

Product Folder Links: *LP38842*

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified: T_J = 25°C, C_{IN} = 10 µF CER, C_{OUT} = 22 µF CER, C_{BIAS} = 1 µF CER, $\overline{S/D}$ Pin is tied to V_{BIAS}, V_{OUT} = 1.2V, I_L = 10mA, V_{BIAS} = 5V, V_{IN} = V_{OUT} + 1V.

V_{BIAS} Transient Response

Figure 3.

Load Transient Response

Figure 4.

Load Transient Response

Figure 5.

Dropout Voltage Over Temperature

Figure 6.

V_{OUT} vs Temperature

Figure 7.

V_{BIAS} PSRR

Figure 8.

Submit Documentation Feedback   5

Product Folder Links: LP38842

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified: T_J = 25°C, C_{IN} = 10 µF CER, C_{OUT} = 22 µF CER, C_{BIAS} = 1 µF CER, $\overline{S/D}$ Pin is tied to V_{BIAS}, V_{OUT} = 1.2V, I_L = 10mA, V_{BIAS} = 5V, V_{IN} = V_{OUT} + 1V.

V_{BIAS} PSRR

C_{BIAS} = 1 µF Tantalum
I_L = 0
V_{OUT} = 1.2V

Figure 9.

V_{IN} PSRR

C_{OUT} = 4.7 µF Tantalum
C_{BIAS} = 1 µF Tantalum
I_L = 10 mA

Figure 10.

Output Noise Voltage

V_{OUT} = 1.2V
I_L = 1A
C_{OUT} = 100 µF Tant.

Figure 11.

Application Hints

EXTERNAL CAPACITORS

To assure regulator stability, input and output capacitors are required as shown in the TYPICAL APPLICATION CIRCUIT.

OUTPUT CAPACITOR

An output capacitor is required on the LP3884X devices for loop stability. The minimum value of capacitance necessary depends on type of capacitor: if a solid Tantalum capacitor is used, the part is stable with capacitor values as low as 4.7µF. If a ceramic capacitor is used, a minimum of 22 µF of capacitance must be used (capacitance may be increased without limit). The reason a larger ceramic capacitor is required is that the output capacitor sets a pole which limits the loop bandwidth. The Tantalum capacitor has a higher ESR than the ceramic which provides more phase margin to the loop, thereby allowing the use of a smaller output capacitor because adequate phase margin can be maintained out to a higher crossover frequency. The tantalum capacitor will typically also provide faster settling time on the output after a fast changing load transient occurs, but the ceramic capacitor is superior for bypassing high frequency noise.

The output capacitor must be located less than one centimeter from the output pin and returned to a clean analog ground. Care must be taken in choosing the output capacitor to ensure that sufficient capacitance is provided over the full operating temperature range. If ceramics are selected, only X7R or X5R types may be used because Z5U and Y5F types suffer severe loss of capacitance with temperature and applied voltage and may only provide 20% of their rated capacitance in operation.

INPUT CAPACITOR

The input capacitor is also critical to loop stability because it provides a low source impedance for the regulator. The minimum required input capacitance is 10 µF ceramic (Tantalum not recommended). The value of C_{IN} may be increased without limit. As stated above, X5R or X7R must be used to ensure sufficient capacitance is provided. The input capacitor must be located less than one centimeter from the input pin and returned to a clean analog ground.

BIAS CAPACITOR

The 0.1µF capacitor on the bias line can be any good quality capacitor (ceramic is recommended).

BIAS VOLTAGE

The bias voltage is an external voltage rail required to get gate drive for the N-FET pass transistor. Bias voltage must be in the range of 4.5 - 5.5V to assure proper operation of the part.

UNDER VOLTAGE LOCKOUT

The bias voltage is monitored by a circuit which prevents the regulator output from turning on if the bias voltage is below approximately 4V.

SHUTDOWN OPERATION

Pulling down the shutdown ($\overline{S/D}$) pin will turn-off the regulator. Pin $\overline{S/D}$ must be actively terminated through a pull-up resistor (10 kΩ to 100 kΩ) for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be tied to V_{BIAS} if not used.

POWER DISSIPATION/HEATSINKING

A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by:

$$P_D = (V_{IN} - V_{OUT})I_{OUT} + (V_{IN})I_{GND}$$ (1)

where I_{GND} is the operating ground current of the device.

The maximum allowable temperature rise (T_{Rmax}) depends on the maximum ambient temperature (T_{Amax}) of the application, and the maximum allowable junction temperature (T_{Jmax}):

$$T_{Rmax} = T_{Jmax} - T_{Amax} \qquad\qquad (2)$$

The maximum allowable value for junction to ambient Thermal Resistance, θ_{JA}, can be calculated using the formula:

$$\theta_{JA} = T_{Rmax} / P_D \qquad\qquad (3)$$

These parts are available in TO-220 and DDPAK/TO-263 packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow. If the maximum allowable value of θ_{JA} calculated above is ≥ 60 °C/W for TO-220 package and ≥ 60 °C/W for DDPAK/TO-263 package no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable θ_{JA} falls below these limits, a heat sink is required.

HEATSINKING TO-220 PACKAGE

The thermal resistance of a TO-220 package can be reduced by attaching it to a heat sink or a copper plane on a PC board. If a copper plane is to be used, the values of θ_{JA} will be same as shown in next section for DDPAK/TO-263 package.

The heatsink to be used in the application should have a heatsink to ambient thermal resistance,

$$\theta_{HA} \leq \theta_{JA} - \theta_{CH} - \theta_{JC}. \qquad\qquad (4)$$

In this equation, θ_{CH} is the thermal resistance from the case to the surface of the heat sink and θ_{JC} is the thermal resistance from the junction to the surface of the case. θ_{JC} is about 3°C/W for a TO-220 package. The value for θ_{CH} depends on method of attachment, insulator, etc. θ_{CH} varies between 1.5°C/W to 2.5°C/W. If the exact value is unknown, 2°C/W can be assumed.

HEATSINKING DDPAK/TO-263 PACKAGE

The DDPAK/TO-263 package uses the copper plane on the PCB as a heatsink. The tab of this package is soldered to the copper plane for heat sinking. The graph below shows a curve for the θ_{JA} of DDPAK/TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat sinking.


Figure 12. θ_{JA} vs Copper (1 Ounce) Area for DDPAK/TO-263 package

As shown in the graph below, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for θ_{JA} for the DDPAK/TO-263 package mounted to a PCB is 32°C/W.

Figure 13 shows the maximum allowable power dissipation for DDPAK/TO-263 packages for different ambient temperatures, assuming θ_{JA} is 35°C/W and the maximum junction temperature is 125°C.

Product Folder Links: *LP38842*

Figure 13. Maximum power dissipation vs ambient temperature for DDPAK/TO-263 package

REVISION HISTORY

Product Folder Links: *LP38842*

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP38842S-0.8/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38842S -0.8	Samples
LP38842S-1.2/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38842S -1.2	Samples
LP38842S-1.5/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38842S -1.5	Samples
LP38842SX-0.8/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38842S -0.8	Samples
LP38842SX-1.2/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38842S -1.2	Samples
LP38842SX-1.5/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS Exempt)	CU SN	Level-3-245C-168 HR	-40 to 125	LP38842S -1.5	Samples
LP38842T-0.8/NOPB	ACTIVE	TO-220	KC	5	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LP38842T -0.8	Samples
LP38842T-1.2/NOPB	ACTIVE	TO-220	KC	5	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LP38842T -1.2	Samples
LP38842T-1.5/NOPB	ACTIVE	TO-220	KC	5	45	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 125	LP38842T -1.5	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP38842SX-0.8/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LP38842SX-1.2/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LP38842SX-1.5/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP38842SX-0.8/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
LP38842SX-1.2/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
LP38842SX-1.5/NOPB	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0

KTT0005B

10° ±3° TYP

5

4X .067
[1.7]

.270±.010
[6.86±0.25]

.400⁺·⁰¹⁰
    ₋·⁰⁰⁵
[10.16⁺⁰·²⁵
      ₋₀·₁₂]

5X .028-.038
[0.71-0.97]

⊕ .010 [0.25] Ⓜ C AⓂ BⓂ

1

PIN 1 ID

A

B   .340±.010
     [8.64±0.25]

.050 MAX
[1.27]

7°   7°

R.030 MAX TYP
[0.76]

.015-.030
[0.38-0.76]

.030 GAGE PLANE
[0.76]

.180⁺·⁰⁰³
    ₋·⁰⁰⁵
[4.57⁺⁰·⁰⁸
     ₋₀·₁₃]

C

.006 [0.15]

.004 [0.1]

.050±.002
[1.27±0.05]

0°-6°

0°-6°

TAPPERED
SIDE 1°

.000-.006
[0-0.15]
NOTE 4

.078
[1.98]

.565 MAX
[14.35]

.200 MIN
[5.08]

.200 MIN
[5.08]

BOTTOM SIDE OF PACKAGE

(.558)
[14.17]

(.275)
[6.99]

(5X .042)
[1.07]

(.425)
[10.8]

(.328)
[8.33]

(4X .067)
[1.7]

(.075)
[1.91]

(5X .085)
[2.16]

LAND PATTERN RECOMMENDATION

CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

TS5B (Rev D)

TEXAS
INSTRUMENTS
www.ti.com

KC (R−PSFM−T5) PLASTIC FLANGE−MOUNT PACKAGE

4040208/F 07/2006

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. All lead dimensions apply before solder dip.
D. The center lead is in electrical contact with the mounting tab.

⚠E These features are optional.

⚠F Thermal pad contour optional within these dimensions.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		