


# DUAL BIDIRECTIONAL I<sup>2</sup>C BUS AND SMBus VOLTAGE-LEVEL TRANSLATOR

Check for Samples: PCA9306-Q1

#### **FEATURES**

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 2: –40°C to 105°C
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4B
- 2-Bit Bidirectional Translator for SDA and SCL Lines in Mixed-Mode I<sup>2</sup>C Applications
- I<sup>2</sup>C and SMBus Compatible
- Less Than 1.5-ns Maximum Propagation Delay to Accommodate Standard-Mode and Fast-Mode I<sup>2</sup>C Devices and Multiple Masters
- Allows Voltage-Level Translation Between
  - 1.2-V V<sub>REF1</sub> and 1.8-V, 2.5-V, 3.3-V, or 5-V V<sub>REF2</sub>
  - 1.8-V V<sub>REF1</sub> and 2.5-V, 3.3-V or 5-V V<sub>REF2</sub>
  - 2.5-V V<sub>REF1</sub> and 3.3-V or 5-V V<sub>REF2</sub>
  - 3.3-V  $V_{REF1}$  and 5-V  $V_{REF2}$
- Provides Bidirectional Voltage Translation With No Direction Pin
- Low 3.5-Ω ON-State Connection Between Input and Output Ports Provides Less Signal Distortion
- Open-Drain I<sup>2</sup>C I/O Ports (SCL1, SDA1, SCL2, and SDA2)
- 5-V Tolerant I<sup>2</sup>C I/O Ports to Support Mixed-Mode Signal Operation
- High-Impedance SCL1, SDA1, SCL2, and SDA2
  Pins for EN = Low

- Lock-Up-Free Operation for Isolation When EN = Low
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



PIN	SYMBOL	FUNCTION
1	GND	Ground, 0 V
2	V <sub>REF1</sub>	Low-voltage-side reference supply voltage for SCL1 and SDA1
3	SCL1	Serial clock, low-voltage side. Connect to V <sub>REF1</sub> through a pullup resistor.
4	SDA1	Serial data, low-voltage side. Connect to V <sub>REF1</sub> through a pullup resistor.
5	SDA2	Serial data, high-voltage side. Connect to V <sub>REF2</sub> through a pullup resistor.
6	SCL2	Serial clock, high-voltage side. Connect to V <sub>REF2</sub> through a pullup resistor.
7	V <sub>REF2</sub>	High-voltage-side reference supply voltage for SCL2 and SDA2
8	EN	Switch enable input. Connected to $V_{\mbox{\scriptsize REF2}}$ and pulled up through a high resistor.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### DESCRIPTION

This dual bidirectional  $I^2C$  and SMBus voltage-level translator, with an enable (EN) input, is operational from 1.2-V to 3.3-V  $V_{RFF1}$  and 1.8-V to 5.5-V  $V_{RFF2}$ .

The PCA9306 allows bidirectional voltage translations between 1.2 V and 5 V, without the use of a direction pin. The low ON-state resistance (r<sub>on</sub>) of the switch allows connections to be made with minimal propagation delay. When EN is high, the translator switch is ON, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance state exists between ports.

In I<sup>2</sup>C applications, the bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9306 enables the system designer to isolate two halves of a bus; thus, more I<sup>2</sup>C devices or longer trace length can be accommodated.

The PCA9306 also can be used to run two buses, one at 400-kHz operating frequency and the other at 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be isolated when the 400-kHz operation of the other bus is required. If the master is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

As with the standard I<sup>2</sup>C system, pullup resistors are required to provide the logic high levels on the translator's bus. The PCA9306 has a standard open-collector configuration of the I<sup>2</sup>C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode I<sup>2</sup>C devices, in addition to SMBus devices. Standard-mode I<sup>2</sup>C devices only specify 3 mA in a generic I<sup>2</sup>C system where standard-mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.

When the SDA1 or SDA2 port is low, the clamp is in the ON state, and a low resistance connection exists between the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port when the SDA2 port is high, the voltage on the SDA1 port is limited to the voltage set by V<sub>REF1</sub>. When the SDA1 port is high, the SDA2 port is pulled to the drain pullup supply voltage (V<sub>DPU</sub>) by the pullup resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.

All channels have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower-voltage devices and at the same time protects less ESD-resistant devices.

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **FUNCTION TABLE**

INPUT EN <sup>(1)</sup>	TRANSLATOR FUNCTION
Н	SCL1 = SCL2, SDA1 = SDA2
L	Disconnect

(1) EN is controlled by the V<sub>REF2</sub> logic levels and should be at least 1 V higher than V<sub>REF1</sub> for best translator operation.

Figure 1. LOGIC DIAGRAM (POSITIVE LOGIC)



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{REF1}$	EF1 DC reference voltage range			7	V
V <sub>REF2</sub>	DC reference bias voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
V <sub>I/O</sub>	Input/output voltage range <sup>(2)</sup>			7	V
	Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>			227	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C
	Clastrostatic discharge rating	Human-body model H2		2	kV
ESD	Electrostatic discharge rating	Charged-device model C4B		750	V

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **Recommended Operating Conditions**

			MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage	SCL1, SDA1, SCL2, SDA2	0	5	V
V <sub>REF1</sub>	Reference voltage	,	0	5	V

Copyright © 2007–2013, Texas Instruments Incorporated

<sup>(2)</sup> The input and input/output negative voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



# **Recommended Operating Conditions (continued)**

		MIN	MAX	UNIT
$V_{REF2}$	Reference voltage	0	5	V
EN	Enable input voltage	0	5	V
I <sub>PASS</sub>	Pass switch current		64	mA
$T_A$	Operating free-air temperature	-40	105	°C

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			TEST CONDITIO	NS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage		$I_1 = -18 \text{ mA},$	EN = 0 V				-1.2	V
I <sub>IH</sub>	Input leakage current		V <sub>I</sub> = 5 V,	EN = 0 V				5	μΑ
C <sub>i</sub> (EN)	Input capacitance		V <sub>I</sub> = 3 V or 0				11		pF
C <sub>io(off)</sub>	Off capacitance	SCLn, SDAn	$V_0 = 3 \text{ V or } 0,$	EN = 0 V			4	6	pF
C <sub>io(on)</sub>	On capacitance	SCLn, SDAn	$V_0 = 3 \text{ V or } 0,$	EN = 3 V			10.5	12.5	pF
					EN = 4.5 V		3.5	5.5	
			V 0		EN = 3 V		4.7	7	
			$V_I = 0$ ,	I <sub>O</sub> = 64 mA	EN = 2.3 V		6.3	9.5	
r <sub>on</sub> (2)	ON-state resistance	SCLn, SDAn			EN = 1.5 V		25.5	32	Ω
			V <sub>I</sub> = 2.4 V,	1 45 1	EN = 4.5 V	1	6	15	
				$I_O = 15 \text{ mA}$	EN = 3 V	20	60	140	
			V <sub>I</sub> = 1.7 V,	I <sub>O</sub> = 15 mA	EN = 2.3 V	20	60	140	

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C.

# **AC PERFORMANCE (TRANSLATING DOWN)**

# **Switching Characteristics**

over recommended operating free-air temperature range, EN = 3.3 V,  $V_{IH}$  = 3.3 V,  $V_{IL}$  = 0, and  $V_{M}$  = 1.15 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 30 pF	C <sub>L</sub> = 15 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	UNIT
t <sub>PLH</sub>	SCL2 or SDA2	SCL1 or SDA1	0.8	0.6	0.3	20
t <sub>PHL</sub>	SCLZ UI SDAZ		1.2	1	0.5	ns

# **Switching Characteristics**

over recommended operating free-air temperature range, EN = 2.5 V,  $V_{IH}$  = 2.5 V,  $V_{IL}$  = 0, and  $V_{M}$  = 0.75 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 30 pF	C <sub>L</sub> = 15 pF	UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	UNIT
t <sub>PLH</sub>	SCL2 or SDA2	SCL1 or SDA1	1	0.7	0.4	20
t <sub>PHL</sub>	SCLZ UI SDAZ		1.3	1	0.6	ns

<sup>(2)</sup> Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals, at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two terminals.

www.ti.com

#### **AC PERFORMANCE (TRANSLATING UP)**

#### **Switching Characteristics**

over recommended operating free-air temperature range, EN = 3.3 V,  $V_{IH}$  = 2.3 V,  $V_{IL}$  = 0,  $V_{T}$  = 3.3 V,  $V_{M}$  = 1.15 V, and  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see Figure 2)


PARAMETER	FROM	то	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 30 pF	C <sub>L</sub> = 15 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	UNIT
t <sub>PLH</sub>	SCL1 or SDA1	SCL2 or SDA2	0.9	0.6	0.4	20
t <sub>PHL</sub>	SCLI OF SDAT		1.4	1.1	0.7	ns

# **Switching Characteristics**

over recommended operating free-air temperature range, EN = 2.5 V,  $V_{IH}$  = 1.5 V,  $V_{IL}$  = 0,  $V_{T}$  = 2.5 V,  $V_{M}$  = 0.75 V, and  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 30 pF	C <sub>L</sub> = 15 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	UNIT
t <sub>PLH</sub>	SCL1 or SDA1	SCL2 or SDA2	1	0.6	0.4	20
t <sub>PHL</sub>	SCLI OF SDAT		1.3	1.3	0.8	ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \ \Omega$ ,  $t_{f} \leq$  2 ns.  $t_{f} \leq$  2 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 2. Load Circuit for Outputs



# **APPLICATION INFORMATION**




Figure 3. Typical Application Circuit (Switch Always Enabled)






Figure 4. Typical Application Circuit (Switch Enable Control)

#### **Bidirectional Translation**

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to  $V_{REF2}$  and both pins pulled to high-side  $V_{DPU}$  through a pullup resistor (typically 200 k $\Omega$ ). This allows  $V_{REF2}$  to regulate the EN input. A filter capacitor on  $V_{REF2}$  is recommended. The  $I^2C$  bus master output can be totem pole or open drain (pullup resistors may be required) and the  $I^2C$  bus device output can be totem pole or open drain (pullup resistors are required to pull the SCL2 and SDA2 outputs to  $V_{DPU}$ ). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction. If both outputs are open drain, no direction control is needed.

The reference supply voltage (V<sub>REF1</sub>) is connected to the processor core power-supply voltage.



# **Application Operating Conditions**

see Figure 3

		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>REF2</sub>	Reference voltage	V <sub>REF1</sub> + 0.6	2.1	5	V
EN	Enable input voltage	V <sub>REF1</sub> + 0.6	2.1	5	V
V <sub>REF1</sub>	Reference voltage	0	1.5	4.4	V
I <sub>PASS</sub>	Pass switch current		14		mA
I <sub>REF</sub>	Reference-transistor current		5		μΑ
T <sub>A</sub>	Operating free-air temperature	-40		105	°C

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C.

#### Sizing Pullup Resistor

The pullup resistor value needs to limit the current through the pass transistor, when it is in the on state, to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$R_{PU} = \frac{V_{DPU} - 0.35 \text{ V}}{0.015 \text{ A}}$$

The following table summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the PCA9306 device at 0.175 V, although the 15 mA applies only to current flowing through the PCA9306 device.

#### PULLUP RESISTOR VALUES (1) (2)

	PULLUP RESISTOR VALUE (Ω)											
V	15	mA	10	mA	3 1	mA						
V <sub>DPU</sub>	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>						
5 V	310	341	465	512	1550	1705						
3.3 V	197	217	295	325	983	1082						
2.5 V	143	158	215	237	717	788						
1.8 V	97	106	145	160	483	532						
1.5 V	77	85	115	127	383	422						
1.2 V	57	63	85	94	283	312						

Calculated for  $V_{OL}$  = 0.35 V Assumes output driver  $V_{OL}$  = 0.175 V at stated current +10% to compensate for  $V_{DD}$  range and resistor tolerance



# PACKAGE OPTION ADDENDUM

29-Mar-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
PCA9306IDCURQ1	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CCUS	Samples
PCA9306TDCURQ1	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	YAAS	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF PCA9306-Q1:



# **PACKAGE OPTION ADDENDUM**

29-Mar-2013

• Catalog: PCA9306

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9306IDCURQ1	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306TDCURQ1	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

www.ti.com 8-Apr-2013




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
PCA9306IDCURQ1	US8	DCU	8	3000	202.0	201.0	28.0	
PCA9306TDCURQ1	US8	DCU	8	3000	202.0	201.0	28.0	

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- : A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>