

ADS8568EVM-PDK




Figure 1. ADS8568EVM-PDK

This user's guide describes the characteristics, operation, and use of the ADS8568EVM-PDK. This Performance Demonstration Kit (PDK) is an evaluation platform for the [ADS8568](#), a 16-bit, eight-channel, simultaneous sampling, bipolar input analog-to-digital converter (ADC). The ADS8568EVM-PDK allows evaluation of all aspects of the ADS8568 device. This document includes an EVM QuickStart, hardware and software details, bill of materials, and schematic.

Contents

1	EVM Overview	3
2	QuickStart	4
3	Quick Reference	6
4	Using the ADS8568EVM-PDK Plug-In in ADCPro	7
5	ADS8568EVM-PDK Hardware Details	10
6	Bill of Materials, Layout, and Schematic	14

List of Figures

1	ADS8568EVM-PDK.....	1
2	ADS8568EVM Default Jumper Settings	4
3	Operation in Hardware Mode.....	8
4	Operation in Software Mode.....	9
5	Analog Input Schematic	10
6	Jumpers JP16, JP18, JP21, and JP22	11
7	BV _{DD} Voltage Selection	13
8	ADS8568EVM: Silkscreen (Top Layer).....	17
9	ADS8568EVM: Top	17
10	ADS8568EVM: Internal GND Layer 1	17
11	ADS8568EVM: Internal Layer 2	17
12	ADS8568EVM: Silkscreen (Bottom Layer)	17
13	ADS85x8EVM: Schematic 1	19
14	ADS85x8EVM: Schematic 2	20

List of Tables

1	Related Documents.....	3
2	Default Jumper Configuration	5
3	Connector J3: Power-Supply Inputs	12
4	Analog Bipolar Input Supply Jumpers	12
5	Connector J4: Parallel Control.....	14
6	Connector J5: Parallel Interface Data Output	14
7	Bill of Materials.....	15

1 EVM Overview

The ADS8568EVM is an evaluation module (EVM) built to the TI Modular EVM System specification. It can be connected to any of the modular EVM system interface cards available from Texas Instruments. The ADS8568EVM is available as part of the ADS8568EVM-PDK, which includes an MMBInterface motherboard and software.

1.1 ADS8568EVM Features

- Contains all support circuitry needed for the ADS8568
- Voltage reference options: internal reference, onboard REF5025, or external reference
- Analog input bipolar voltage supply options: onboard ± 14.5 V HV analog supplies or external supply inputs
- Compatible with the TI Modular EVM System

The ADS8568EVM-PDK includes the ADS8568EVM and an Opal Kelly XEM3010-based MMBInterface motherboard that can be used with ADCPro™ to quickly evaluate the device.

This manual covers the operation of the ADS8568 device referred to as the *ADS8568EVM-PDK*. Throughout this document, the abbreviation *EVM* and the term *evaluation module* are synonymous with the ADS8568EVM.

1.2 Related Documentation from Texas Instruments

The related documents listed in [Table 1](#) are available for download through the Texas Instruments web site at www.ti.com.

Table 1. Related Documents

Device	Literature Number
ADS8568	SBAS543
OPA2211	SBOS377
TPS65131	SLVS493
REF5025	SBOS410
SN74LVC1G17D	SCES351

2 QuickStart

This section provides a QuickStart guide to quickly get up and running using ADCPro.

2.1 Default Jumper Settings

A silkscreen detailing the default jumper settings is shown in Figure 2. Table 2 explains the configuration for these jumpers.




Figure 2. ADS8568EVM Default Jumper Settings

Table 2. Default Jumper Configuration

Pin Number	Default Position	Switch Description
JP1	Short 2-3	Selects the buffered A0 input configuration
JP2	Short 2-3	Selects the buffered A1 input configuration
JP3	Open	Sets $\overline{CS}$ low with R17
JP4	Short 1-2	Selects +5 VD as the BVDD voltage
JP5	Short 2-3	Selects the buffered C0 input configuration
JP6	Short 2-3	Selects the buffered B0 input configuration
JP7	Short 2-3	Selects the buffered B1 input configuration
JP8	Short 2-3	Selects the buffered C1 input configuration
JP9	Short 1-2, 4-5, 7-8, and 10-11	Conversion start to J4.17 DCTOUT
JP10	Short 1-2	Selects +HVINT for the +VOP AMP supply
JP11	Short 1-2	Selects –HVINT for the –VOP AMP supply
JP12	Open	External reference not connected to REFIO
JP13	Short 2-3	Selects the buffered D0 input configuration
JP14	Short 2-3	Selects the buffered D1 input configuration
JP15	Open	Disables auto-sleep mode
JP16	Closed	Selects hardware mode
JP17	Open	Disables RESET
JP18	Short 2-3	Selects the ± 4 VREF range
JP19	Short 1-2	Selects +HVINT for the +HVDD ADC supply
JP20	Short 1-2	Selects –HVINT for the –HVSS ADC supply
JP21	Open	Internal ADC reference enabled
JP22	Closed	Selects parallel interface mode
JP23	Short 1-2	$\pm$ HVINT (± 14 V) onboard supply on

2.2 ADS8568EVM-PDK Kit Operation

To prepare to evaluate the ADS8568 with the ADS8568EVM-PDK, complete the following steps:

1. Verify the jumpers on the ADS8568EVM are as shown in [Figure 2](#) (note that these settings are the factory-configured settings for the EVM).
2. Using the [ADCPro Hardware and Software Installation Manual \(SLAU372\)](#), install the ADCPro and ADS8568EVM plug-in software. Complete hardware connections and driver installation as part of the [ADCPro Hardware and Software Installation Manual \(SLAU372\)](#).
3. Connect the included ac adapter to the MMBInterface.

CAUTION

Do not misalign the pins when plugging the ADS8568EVM into the MMBInterface. Check the pin alignment of J2, J3, J4, and J5 carefully before applying power to the ADS8568EVM-PDK.

3 Quick Reference

3.1 Analog Input

Eight of the analog input sources (channels 0 to 7) can be applied directly to header J2 of the ADS8568EVM (top side) or through the analog IO J3 connector on the MMBInterface board. Each analog input signal can be configured to connect to the ADS8568 through the [OPA2211](#) inverting, unity-gain buffers (default condition JPx jumpered pins 2 to 3) or directly to the ADS8568 device. Refer to the [Analog Input Circuit](#) section of the [ADS8568EVM Hardware Details](#) for more information about the analog input circuit. By default, the device is set up with the 2.5-V internal reference and the $\pm 4 \times V_{REF}$ range selected; corresponding to ± 10 -V range.

3.2 Digital Control

There are a variety of control lines associated with the ADS8568EVM that are user-accessible through various jumpers. The ADS8568 may output the conversion results using a serial or parallel interface. The ADS8568EVM may be set in parallel or serial mode through jumper JP22 and may be configured in hardware or software control mode through jumper JP16.

The operating mode of the device determines which connector pins on connectors J4 and J5 are used to control the converter operation and timing, and which pins on the connector output the digital results.

NOTE: The ADS8568EVM-PDK kit with ADCPro supports the parallel interface mode of operation under hardware mode or software mode control. By factory default, the ADS8568EVM-PDK is configured to operate with the parallel interface (JP22 shunt) under hardware control (JP16 shunt). When using the ADS8568EVM-PDK kit, the parallel interface conversion results are available through connector J5.

3.3 Power Supply

The analog portion of the ADS8568 requires an analog 5-V supply and a bipolar input supply. The 5-V analog voltage supply can be generated by the ac adapter or by applying the +5 VA to the connector of the MMBInterface board. The ADS8568EVM is configured at the factory with the onboard ± 14.5 -V bipolar supply. The user can also select to apply the bipolar supply to the $\pm VA$ connectors on the MMBInterface board. Please refer to the [Power Supplies](#) section of the [ADS8568EVM Hardware Details](#) for more information.

CAUTION

Do not exceed the ± 18 -VDC bipolar Input supply limit. Damage to the op amps and the ADS8568 can occur if this limit is exceeded.

3.4 Voltage Reference

The ADS8568 has an internal, 2.5-V to 3-V programmable reference. Alternatively, the user can select the onboard 2.5-V reference, [REF5025](#) (U7). The device is set up by default in hardware mode (JP16 closed) with the internal 2.5-V reference enabled (JP21 open). Refer to the [ADS8568 Internal Reference and EVM Onboard Reference](#) section of the [ADS8568EVM Hardware Details](#) for more information.

CAUTION

If the REF5025 2.5-V onboard reference is required, the internal reference must be disabled by first shorting JP21 and afterwards installing JP12. Ensure JP12 is open whenever the internal reference is enabled to avoid potential damage to the ADS8568 device.

4 Using the ADS8568EVM-PDK Plug-In in ADCPro

4.1 Using the ADS8568EVM-PDK Plug-in

The ADS8568EVM-PDK plug-in for ADCPro provides control over all settings of the ADS8568 in parallel interface mode. The ADS8568EVM-PDK plug-in may be used in Hardware mode or Software mode. The user can adjust the ADS8568EVM settings when not acquiring data. During acquisition, all controls are disabled and settings may not be changed. When a setting is changed on the ADS8568EVM plug-in, the setting immediately updates on the board.

Settings on the ADS8568EVM correspond to settings described in the [ADS8568 product data sheet](#).

4.1.1 Operation in Hardware Mode

For proper operation in hardware mode, the user selects *Hardware* mode by clicking on the **Mode** panel. Jumper JP16 must be shunted or closed; refer to [Figure 3](#). The channel range is adjusted in hardware mode by setting jumper JP18: shunt 2-3: $\pm 4 \times V_{REF}$ range is selected; shunt 1-2: $\pm 2 \times V_{REF}$ range is selected. For proper operation, the user must also ensure that the channel range in ADCPro matches the hardware settings.

When using the internal reference, the user must verify that jumper JP12 is open; JP21 must be open to enable the internal reference. If the onboard REF5025 2.5-V reference is desired, JP21 must be shunted to disable the internal reference and the user must switch to Software mode. The user may input the desired sampling rate on the **Data Rate** panel. The data rate is limited by the ADS8568EVM plug-in software to a maximum of 400 kSPS. The conversion results are available on connector J5.




Figure 3. Operation in Hardware Mode

4.1.2 Operation in Software Mode

For proper operation in software mode, the user selects *Software* mode by clicking on the **Mode** panel. Jumper JP16 must be open, as shown in [Figure 4](#).




Figure 4. Operation in Software Mode

When using the internal reference, the user must verify that jumper JP12 is open and select *Internal* in the *Vref Source* control. The *Internal Reference Buffers* must be enabled by selecting the appropriate panel. The user may choose either the 2.5 V or 3.0 V internal V_{REF} . In addition, the user may program the V_{REF} DAC to adjust the voltage reference by placing the code value (as determined by [Equation 1](#)) in the **Vref DAC** panel provided.

$$V_{REF} = \text{Range} \times (\text{Code} + 1)/1024 \quad (1)$$

Code is the decimal value of the DAC register content. To ensure proper performance, the DAC output voltage should not be programmed below 0.5 V.

If the external reference is desired, the user must disable the internal reference first by selecting *External*. The user may either install jumper J12 to connect the onboard 2.5-V REF5025 reference or connect an external reference. The allowed external reference range is from 0.5 V to 3.025 V. The user must input the reference voltage in the External **Vref Source** panel provided in the screen in order for ADCPro to display the conversion results properly.

When the device is operating in software mode, the channel range is adjusted for each channel pair by selecting either $\pm 4 \times V_{REF}$ or $\pm 2 \times V_{REF}$ in the **Channel Input Range** panel. Each device channel pair (except channel pair A, which is the master channel pair and is always active) can be individually switched off using the **Powerdown** panel provided. The user may input the desired sampling rate on the **Data Rate** panel. The data rate is limited by the ADS8568EVM plug-in software to a maximum of 400 kSPS. The conversion results are available on connector J5.

5 ADS8568EVM-PDK Hardware Details

The ADS8568EVM-PDK is designed to easily interface with multiple control platforms. Dual-row, header/socket combinations at J2, J3, J4, and J5 allow connection to external circuitry for evaluation and debug.

5.1 Analog Input Circuit

The circuit at the analog input of the ADS8568EVM-PDK board consists of four independent [OPA2211](#) dual operational amplifiers. The OPA2211 dual op amps may be powered from an onboard ± 14.5 -V analog supply or from an external supply. The amplifiers are configured as inverting, unity-gain buffers by default. The OPA2211 buffer input circuit is shown in [Figure 5](#). This circuit is used in all eight input channels. Jumper JPx can be used to bypass the input buffer circuit.




Figure 5. Analog Input Schematic

5.2 ADS8568 Internal Reference and EVM Onboard Reference

The ADS8568 has an internal, programmable 2.5-V or 3-V internal reference. Alternatively, the user can select the onboard 2.5-V reference, REF5025 (U7).

- When the device is set up in hardware mode (JP16 closed), the internal fixed 2.5-V reference is enabled through the REFEN pin (JP21 open). Refer to [Figure 6](#) for the jumper location. The channel range is adjusted in hardware mode by the JP18 settings:
 - JP18 shunt 2-3: $\pm 4x V_{REF}$ range selected
 - JP18 shunt 1-2: $\pm 2x V_{REF}$ range selected

NOTE: The device is configured at the factory in hardware mode with a 2.5-V reference and a $\pm 4x V_{REF}$ range. The **Operation in Hardware Mode** section provides more detailed information about the hardware mode of operation.

- When the device is set up in software mode (JP16 open), the user can select either the internal 2.5-V or 3.0-V programmable reference and choose either the $\pm 4x V_{REF}$ or $\pm 2x V_{REF}$ range through the software panel on the ADS8568EVM Plug-In.
- If the onboard REF5025 2.5-V reference is desired, the internal reference must first be disabled (in hardware mode, J21 must be shunted to disable the reference). The ADS8568EVM provides an onboard 2.5-V reference via U7. To use the REF5025 reference, a shunt jumper must be placed on JP12. Test points TP8 and TP9 are provided to allow the user to monitor the reference voltage (either internal or the REF5025) and may also be used to connect a user-provided reference voltage in the range of 0.5 V to 3.025 V.




Figure 6. Jumpers JP16, JP18, JP21, and JP22

5.3 Power Supplies

The ADS8568EVM-PDK is configured at the factory with an on-board bipolar analog input ± 14.5 V switching supply ($\pm HV$), a +5-V AV_{DD} analog supply, and either a +5 BV_{DD} or +3.3 V_{DD} supply. For ADS8568EVM stand-alone operation, power sources can be applied through connector J3 on the board. [Table 3](#) shows the various supply connections on connector J3.

Table 3. Connector J3: Power-Supply Inputs

Signal	Pin Number		Signal
+VA Connects to HVDD	1	2	(+VA) Connects to HVSS
(+5 VA) Connects to AV_{DD}	3	4	Unused
DGND	5	6	AGND
Unused	7	8	Unused
+3.3 V optional BV_{DD}	9	10	+5 V optional BV_{DD}

5.3.1 Bipolar Analog Input Supplies

The board is configured from the factory with a ± 14.5 -V switching supply to generate the HV analog bipolar input ± 14.5 -V supply. The onboard ± 14.5 V is generated via the TPS65131 positive and negative dc to dc converter. The user could also provide power to the HV supplies and onboard buffers from a well-regulated, external linear supply that has current-limiting capabilities.

The HVDD and HVSS supplies to the ADS8568 can be selected through jumpers JP19 and JP20. The supplies to the OPA2211 buffers can be selected through jumpers JP10 and JP11. If the user desires to use the external linear supply; the switching power supply may be disabled by placing jumper JP23 to the *OFF* position. Ensure all power is off before manipulating the power-supply jumpers. [Table 4](#) describes the bipolar input supply jumpers.

Table 4. Analog Bipolar Input Supply Jumpers

Pin Number	Default Position	Switch Description
JP10	Short 1-2	1-2 On-board +HVINT to OPA2211 buffers 2-3 External +HV supply to OPA2211 buffers
JP11	Short 1-2	1-2 On-board -HVINT to OPA2211 buffers 2-3 External -HV supply to OPA2211 buffers
JP19	Short 1-2	1-2 On-board +HVINT to HVDD supply on ADS8568 2-3 External +HV to HVDD supply on ADS8568
JP20	Short 1-2	1-2 On-board +HVINT to HVDD supply on ADS8568 2-3 External +HV to HVDD supply on ADS8568

CAUTION

Do not exceed the ± 18 -VDC bipolar input supply limit. Damage to the op amps and the ADS8568 can occur if this limit is exceeded.

5.3.2 Analog +5-V Supply

The ADS8568EVM-PDK board requires an independent +5-V supply to power the analog portion of the DUT, the external reference, and the external reference buffer. This voltage is applied through J3 (pin 3) and is denoted as AVDD. This supply can be monitored at test point TP3.

5.3.3 Digital Power: Buffer I/O Supply

The buffer I/O supply of the ADS8568EVM-PDK is provided through connector J3. Connector J3 has a +3.3-V and +5-V digital supply defined on pins 9 and 10, respectively. Jumper JP4 on the EVM allows the user to select the default +5.5 V or 3.3 V for the device BV_{DD} source. This voltage is also applied to the remaining digital circuitry on the EVM. Figure 7 shows jumper JP4 configured for the 3.3-VD buffer I/O supply.




Figure 7. BV_{DD} Voltage Selection

5.4 Digital Controls: J4 and J5

The digital inputs and outputs of the EVM are provided through connectors J4 and J5. The ADS8568EVM-PDK plug-in supports the parallel interface of operation.

5.4.1 Parallel Control: Connector J4

Connector J4 contains parallel control signals such as write enable and read enable. Four address lines are also provided to allow the stacking of multiple ADS8568EVMs. The signals applied to this connector are routed through U7 when the device is set up in the parallel interface mode of operation (JP22 closed). [Table 5](#) describes the control lines found on J4.

Table 5. Connector J4: Parallel Control

Pin Number	Signal	Description
J4.1	DC_CNTL	G2A input to address decoder U3; default low by pull-down resistor R ₃₃ .
J4.3	DC_AWE	Active low write enable input to ADS8568; used with $\overline{CS}$ to write to the configuration register.
J4.5	DC_ARE	Active low read enable input to ADS8568; used with $\overline{CS}$ to read from the parallel data bus.
J4.7	DC_A0	3-line to 8-line address decoder input A.
J4.9	DC_A2	3-line to 8-line address decoder input B.
J4.11	DC_A3	3-line to 8-line address decoder input C.
J4.13	N/C	3-line to 8-line address decoder input G1; must be high to enable address line decoder.
J4.15	DC_A3	No connection
J4.17	DC_TOUT	CONVST_A/B/C/D inputs when shunt jumpers are placed in the respective default states on JP9, as described in Table 2 .
J4.19	DC_INTa	Interrupt source to host processor; connects directly to pin 18 (BUSY) of the ADS8568.
J4.2 through J4.20 (even)	DGND	These pins are connected to digital ground.

5.4.2 Parallel Data: Connector J5

Connector J5 contains parallel interface output data lines. [Table 6](#) lists the parallel data output found in connector J5.

Table 6. Connector J5: Parallel Interface Data Output

Pin Number	Signal	Description
J5.1 through J5.31 (odd)	DCD[15:0]	16-bit parallel data bus used when writing to or reading from the ADS8568 in parallel mode.
J4.3	DGND	These pins are connected to digital ground.

6 Bill of Materials, Layout, and Schematic

6.1 Bill of Materials

[Table 7](#) lists the ADS8568EVM bill of materials.

Table 7. Bill of Materials

Item	Quantity	Designator	Description	Manufacturer	Part Number
1	1	N/A	Printed wiring board	TI	6521094
2	8	C1, C18, C19, C25-C27, C63, C66	Capacitor, ceramic, 39 pF, 50 V, 5%, C0G, 0603	Murata	GRM1885C1H390JA01D
3	25	C2, C3, C11, C15, C22, C24, C32-C36, C38-C41, C46-C48, C50-C52, C59, C81, C84, C86	Capacitor, ceramic, 0.1 μ F, X7R, 50 V, 10%, 0603	Murata	GRM188R71H104KA93D
4	0	C4, C7, C8, C10, C17, C20, C64, C67	Not installed	—	—
5	13	C5, C6, C9, C12, C14, C42-C45, C53, C57, C58, C61	Capacitor, ceramic, 10 μ F, X5R, 16 V, 20%, 0805	TDK	C2012X5R1C106M
6	8	C13, C16, C28-C31, C62, C65	Capacitor, ceramic, 2200 pF, 50 V, 5%, C0G, 0603	Murata	GRM1885C1H222JA01D
7	5	C21, C23, C49, C54, C85	Capacitor, ceramic, 1 μ F, X5R, 35 V, 10%, 0603	Taiyo Yuden	GMK107BJ105KA-T
8	1	C37	Capacitor, ceramic, 0.47 μ F, X5R, 10 V, 10%, 0603	Murata	GRM188R61A474KA61D
9	2	C55, C60	Capacitor, ceramic, 22 μ F, X5R, 6.3 V, 10%, 0805	Taiyo Yuden	JMK212BJ226KG-T
10	1	C68, C69	Capacitor, ceramic, 4.7 μ F, 25 V, X5R, 0805	Murata	GRM21BR61E475KA12L
11	2	C70, C72	Capacitor, ceramic, 0.01 μ F, X7R, 50 V, 10%, 0603	Murata	GRM188R71H103KA01D
12	2	C71, C83	Capacitor, ceramic, 150 pF, 50 V, C0G, 0603	TDK	C1608C0G1H151J
13	8	C73-C80	Capacitor, ceramic, 4.7 μ F, 25 V, X7R, 10%, 1206	TDK	C3216X7R1E475K
14	1	C82	Capacitor, ceramic, 0.22 μ F, 16 V, X7R, 10%, 0603	TDK	C1608X7R1C224K
15	2	D1, D2	LED, 565nm, green diff, 0603, SMD	Lumex	SML-LX0603GW-TR
16	2	D3, D4	MBRM120, Schottky, 1 A, 20 V, PowerMite	On Semi	MBRM120ET3G
17	5	FB1-FB5	Ferrite chip, 600 Ω , 500 mA, 0805	TDK	MMZ2012R601A
18	1	J1	Connector, SMA, jack, straight PCB	Amphenol	132134
19	1	J1	Connector, SMA, jack, straight PCB	Emerson	142-0701-201
20	2	J2, J4 (Top)	10-pin, dual row, SM header (20 possible)	Samtec	TSM-110-01-T-DV-P
21	2	J2, J4 (Bottom)	10-pin, dual row, SM header (20 possible)	Samtec	SSW-110-22-F-D-VS-K
22	1	J3 (Top)	5-pin, dual row, SM header (10 possible)	Samtec	TSM-105-01-T-DV-P
23	1	J3 (Bottom)	5-pin, dual row, SM header (10 possible)	Samtec	SSW-105-22-F-D-VS-K
24	1	J5 (Top)	16-pin, dual row, SM header (32 possible)	Samtec	TSM-116-01-T-DV-P
25	1	J5 (Bottom)	16-pin, dual row, SM header (32 possible)	Samtec	SSW-116-22-F-D-VS-K
26	15	JP1, JP2, JP4-JP8, JP10, JP11, JP13, JP14, JP18-JP20, JP23	3-pin, 2-mm header	Samtec	TMM-103-01-T-S
27	1	JP3	3-pin, dual row, header (6 possible)	Samtec	TSW-103-07-T-D
28	1	JP9	4-pin, triple row, header (12 possible)	Samtec	TSW-104-07-T-T
29	6	JP12, JP15-JP17, JP21, JP22	2-pin, 0.1-inch header	Samtec	TSW-102-07-T-S
30	2	L1, L2	Power inductors, 5.3 μ H, 1.90 A	Sumida	CDRH5D28NP-5R3NC

Table 7. Bill of Materials (continued)

Item	Quantity	Designator	Description	Manufacturer	Part Number
31	1	Q1	MOSFET, P-channel, 20 V, 3.7 A, SOT23-3	Vishay/Siliconix	SI2323DS-T1-E3
32	24	R1, R4, R5, R7, R14, R17, R18, R27, R31-R35, R40, R44, R60, R61, R64, R67, R70, R73, R76, R79, R82	Resistor, 1 k Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-071KL
33	10	R10-R13, R15, R16, R19, R20, R41, R45	Resistor, 10 Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0710RL
34	0	R2, R3, R6, R8, R9, R21-R23, R26, R28-R30, R38, R39, R42, R43, R85	Not installed	—	—
35	5	R36, R55-R58	Resistor, 10 k Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0710KL
36	2	R24, R25	Resistor, 2 k Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-072KL
37	1	R37	Resistor, 1 Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-071RL
38	1	R46	Resistor, 130 k Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-07130KL
39	20	R47, R48, R54, R62, R63, R65, R66, R68, R69, R71, R72, R74, R75, R77, R78, R80, R81, R83, R84, R86	Resistor, 0 Ω , 1/10 W, 0603, SMD	Yageo	RC0603JR-070RL
40	1	R49	Resistor, 1 M Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-071ML
41	1	R50	Resistor, 90.9 k Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0790K9L
42	1	R51	Resistor, 100 Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-07100RL
43	1	R52	Resistor, 1.50 M Ω , 1/10 W, 1%, 0603	Yageo	RC0603FR-071M5L
44	2	R53, R87	Resistor, 51.1 k Ω , 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0751K1L
45	1	R59	49.9 Ω , 1/10 W, 1% 0603, SMD	Yageo	RC0603FR-0749R9L
46	6	TP1-TP3, TP6, TP8, TP11	Test point, PC, mini, 0.040"D, red	Keystone	5000
47	6	TP4, TP5, TP7, TP9, TP10, TP12	Test point, PC, mini, 0.040"D, black	Keystone	5001
48	4	U1, U5, U6, U8	IC, op amp, precision, DL, LNL, 8-SOIC	TI	OPA2211AIDDA
49	1	U2	IC, 3-8 line, decodr/demux, 16-SOIC	TI	SN74AHC138D
50	1	U3	ADS8568, ADS85x8, 16/14/12-Bit, 8-Channel, Simultaneous Sampling Bipolar Input ADC	TI	ADS8568SRGE
51	1	U4	IC, op amp, GP, R-R, 38 MHz, SGL, 8-MSOP	TI	OPA350EA/250
52	1	U7	IC, precision, VREF, 2.5 V, LN/LD, MSOP	TI	REF5025AIDGKT
53	1	U9	IC, converting, DC/DC, pos/neg, 24-QFN	TI	TPS65131RGER
54	6	N/A	0.100, shunt—black shunts	3M	969102-0000-DA
55	13	N/A	2-mm shunt	Samtec	2SN-BK-G

6.2 Layout

Figure 8 through Figure 12 show the PCB layout of the ADS8568EVM (not to scale).




Figure 8. ADS8568EVM: Silkscreen (Top Layer)




Figure 9. ADS8568EVM: Top




Figure 10. ADS8568EVM: Internal GND Layer 1




Figure 11. ADS8568EVM: Internal Layer 2




Figure 12. ADS8568EVM: Silkscreen (Bottom Layer)

6.3 Schematic

[Figure 13](#) and [Figure 14](#) show complete schematics for the ADS8568EVM.




Figure 13. ADS85x8EVM: Schematic 1



EVALUATION BOARD/KIT/MODULE (EVM) ADDITIONAL TERMS

Texas Instruments (TI) provides the enclosed Evaluation Board/Kit/Module (EVM) under the following conditions:

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING LIMITED WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please visit www.ti.com/esh or contact TI.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used. TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

REGULATORY COMPLIANCE INFORMATION

As noted in the EVM User's Guide and/or EVM itself, this EVM and/or accompanying hardware may or may not be subject to the Federal Communications Commission (FCC) and Industry Canada (IC) rules.

For EVMs **not** subject to the above rules, this evaluation board/kit/module is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC or ICES-003 rules, which are designed to provide reasonable protection against radio frequency interference. Operation of the equipment may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

General Statement for EVMs including a radio

User Power/Frequency Use Obligations: This radio is intended for development/professional use only in legally allocated frequency and power limits. Any use of radio frequencies and/or power availability of this EVM and its development application(s) must comply with local laws governing radio spectrum allocation and power limits for this evaluation module. It is the user's sole responsibility to only operate this radio in legally acceptable frequency space and within legally mandated power limitations. Any exceptions to this are strictly prohibited and unauthorized by Texas Instruments unless user has obtained appropriate experimental/development licenses from local regulatory authorities, which is responsibility of user including its acceptable authorization.

For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant

Caution

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

For EVMs annotated as IC – INDUSTRY CANADA Compliant

This Class A or B digital apparatus complies with Canadian ICES-003.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

Concerning EVMs including radio transmitters

This device complies with Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concerning EVMs including detachable antennas

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Cet appareil numérique de la classe A ou B est conforme à la norme NMB-003 du Canada.

Les changements ou les modifications pas expressément approuvés par la partie responsable de la conformité ont pu vider l'autorité de l'utilisateur pour actionner l'équipement.

Concernant les EVMs avec appareils radio

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

【Important Notice for Users of EVMs for RF Products in Japan】

This development kit is NOT certified as Confirming to Technical Regulations of Radio Law of Japan

If you use this product in Japan, you are required by Radio Law of Japan to follow the instructions below with respect to this product:

1. Use this product in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use this product only after you obtained the license of Test Radio Station as provided in Radio Law of Japan with respect to this product, or
3. Use of this product only after you obtained the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to this product. Also, please do not transfer this product, unless you give the same notice above to the transferee. Please note that if you could not follow the instructions above, you will be subject to penalties of Radio Law of Japan.

Texas Instruments Japan Limited
(address) 24-1, Nishi-Shinjuku 6 chome, Shinjuku-ku, Tokyo, Japan

<http://www.tij.co.jp>

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】

本開発キットは技術基準適合証明を受けておりません。

本製品のご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。

日本テキサス・インスツルメンツ株式会社
東京都新宿区西新宿 6 丁目 2 4 番 1 号
西新宿三井ビル

<http://www.tij.co.jp>

EVALUATION BOARD/KIT/MODULE (EVM) WARNINGS, RESTRICTIONS AND DISCLAIMERS

For Feasibility Evaluation Only, in Laboratory/Development Environments. Unless otherwise indicated, this EVM is not a finished electrical equipment and not intended for consumer use. It is intended solely for use for preliminary feasibility evaluation in laboratory/development environments by technically qualified electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems and subsystems. It should not be used as all or part of a finished end product.

Your Sole Responsibility and Risk. You acknowledge, represent and agree that:

1. You have unique knowledge concerning Federal, State and local regulatory requirements (including but not limited to Food and Drug Administration regulations, if applicable) which relate to your products and which relate to your use (and/or that of your employees, affiliates, contractors or designees) of the EVM for evaluation, testing and other purposes.
2. You have full and exclusive responsibility to assure the safety and compliance of your products with all such laws and other applicable regulatory requirements, and also to assure the safety of any activities to be conducted by you and/or your employees, affiliates, contractors or designees, using the EVM. Further, you are responsible to assure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard.
3. Since the EVM is not a completed product, it may not meet all applicable regulatory and safety compliance standards (such as UL, CSA, VDE, CE, RoHS and WEEE) which may normally be associated with similar items. You assume full responsibility to determine and/or assure compliance with any such standards and related certifications as may be applicable. You will employ reasonable safeguards to ensure that your use of the EVM will not result in any property damage, injury or death, even if the EVM should fail to perform as described or expected.
4. You will take care of proper disposal and recycling of the EVM's electronic components and packing materials.

Certain Instructions. It is important to operate this EVM within TI's recommended specifications and environmental considerations per the user guidelines. Exceeding the specified EVM ratings (including but not limited to input and output voltage, current, power, and environmental ranges) may cause property damage, personal injury or death. If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, some circuit components may have case temperatures greater than 60°C as long as the input and output are maintained at a normal ambient operating temperature. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors which can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during normal operation, please be aware that these devices may be very warm to the touch. As with all electronic evaluation tools, only qualified personnel knowledgeable in electronic measurement and diagnostics normally found in development environments should use these EVMs.

Agreement to Defend, Indemnify and Hold Harmless. You agree to defend, indemnify and hold TI, its licensors and their representatives harmless from and against any and all claims, damages, losses, expenses, costs and liabilities (collectively, "Claims") arising out of or in connection with any use of the EVM that is not in accordance with the terms of the agreement. This obligation shall apply whether Claims arise under law of tort or contract or any other legal theory, and even if the EVM fails to perform as described or expected.

Safety-Critical or Life-Critical Applications. If you intend to evaluate the components for possible use in safety critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, such as devices which are classified as FDA Class III or similar classification, then you must specifically notify TI of such intent and enter into a separate Assurance and Indemnity Agreement.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com