

DEM-DAI1804PCM1804 Evaluation Board

User's Guide

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

Tl assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of ± 15 V and the output voltage range of ± 15 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 55°C. The EVM is designed to operate properly with certain components above 55°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

Preface

Read This First

About This Manual

This user's guide provides a description of the DEM-DAI1804 evaluation module, including product specifications, board layout and silkscreening, and schematic diagrams.

How to Use This Manual

This document contains the following chapters:

Chapter 1 – Description

Chapter 2 – Schematics and Printed-Circuit Board

Related Documentation From Texas Instruments

PCM1804 Full Differential Analog Input 24-Bit, 192-kHz Stereo A/D Converter – Literature No. SLES022A

FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

Contents

1			Diagram	
	1.1			
	1.2	DEM-[DAI1804 Basic Connection and Operation	1-2
		1.2.1	Configuration Controls	1-2
		1.2.2	Manual Reset (SW003)	1-4
		1.2.3	Digital Signal I/F to PCM1804 (JP052)	1-4
2	Sche	ematics	and Printed-Circuit Board	2-1
	2.1	DEM-	DAI1804 Printed-Circuit Board	2-2
	22	DEM-I	DAI1804 Schematics	2-5

Figures

1–1	DEM-DAI1804 Block Diagram	 1-2
1–2	Digital Signal Selection (JP052)	 1-5
2–1	DEM-DAI1804 Silkscreen	 2-2
2–2	DEM-DAI1804—Top View	 2-3
2–3	DEM-DAI1804—Bottom View	 2-4
2–4	DEM-DAI1804 Analog Section (Low-Pass Filter and Amplifier)	 2-5
2–5	DEM-DAI1804 A/D Converter Section	 2-6
2–6	DEM-DAI1804 Regulator and Connector	 2-6
2–7	Digital Section (Digital Audio Interface)	 2-7

Tables

1–1	Analog Input Selection (CN103/107 for L Channel, CN104/108 for R Channel) Balanced Input: CN111/112, Unbalanced Input: CN113/114	1-2
1–2	Output Impedance Selection for Pre-LPF/Buffers (CN101/105 for L-Channel, CN102/106 for R-Channel)	
1–3	Biasing Selection of Pre-LPF/Buffers (CN109/110)	1-3
1–4	PCM1804: HPF Bypass Control (SW051)	1-3
1–5	PCM1804: Master/Slave and Oversampling Rate Selection (JP002/004 and SW002/051)	1-3
1–6	System Clock Dividing-Ratio for MCK: 128 f _S -CS8404 (JP001)	
1–7	Bit Clock Dividing-Ratio (JP002)	
1–8	LR Clock Dividing-Ratio (JP004)	1-4
1–9	Data Format Selection (JP003 and SW051)	1-4
1–10	System Clock Source Selection (JP005)—Internal clock: X001/24.576 MHz, External Clock Input: CN001	1-4
1–11	S/PDIF Transmitter Format: CS8404 Configuration (SW004)	1-5

Chapter 1

Description


The DEM-DAI1804 is an evaluation board for the PCM1804 192-kHz, 24-bit PCM/DSD-compatible audio A/D converter, which has digital audio transmitter, mode controls switch, on-board oscillator, LPF and single-end/differential converter.

The DEM-DAI1804 operates from 5-V and \pm 15-V analog power supplies, and with a balanced or unbalanced analog signal input.

Topic	Page
1.1	Block Diagram 1-2
1.2	DEM-DAI1804 Basic Connection and Operation 1-2

1.1 Block Diagram

Figure 1-1. DEM-DAI1804 Block Diagram



1.2 DEM-DAI1804 Basic Connection and Operation

- \square Connect the 5-V and \pm 15-V power supplies to V_{CC}, AV_{CC}, -AV_{CC}, and GND on connectors CN051–CN055.
- ☐ Connect the S/PDIF output signal via CN003 (coax) or U001 (optical).
- ☐ Select the system clock from the onboard oscillator or external input clock (CN001) using switch/jumper to PCM1804.
- ☐ Set the data format using SW001, JP003, and SW051.
- ☐ Select master or slave mode using SW002, JP002, and JP004.

1.2.1 Configuration Controls

Table 1–1. Analog Input Selection (CN103/107 for L Channel, CN104/108 for R Channel)
Balanced Input: CN111/112, Unbalanced Input: CN113/114

Input	Jumper-Pin Position		
Balanced (default)	BAL		
Unbalanced	UNBAL		

Table 1–2. Output Impedance Selection for Pre-LPF/Buffers (CN101/105 for L-Channel, CN102/106 for R-Channel)

Output Impedance	Jumper-Pin Position	
0-Ω (default)	# T	SO WO CITO RIOZ
51-Ω	R107 C109 0 R101	SO RIOS CITO RIOS

Table 1–3. Biasing Selection of Pre-LPF/Buffers (CN109/110)

Biasing	Jumper-Pin Position		
Op amp	OP AMP		
PCM1804 (default)	PCM1804		

Table 1–4. PCM1804: HPF Bypass Control (SW051)

HPF Bypass	BYPASS (SW051)
Disable	High
Enable (default)	Low

Table 1–5. PCM1804: Master/Slave and Oversampling Rate Selection (JP002/004 and SW002/051)

	OVERSAMPLING		OSR2	OSR1	OSR0	M/S Select	BCK Select	LRCK Select
MODE	RATIO	SYSCLK		(SW051)		(SW002)	(JP002)	(JP004)
	Single rate (× 128 f _S)	768 f _S	LOW	LOW	LOW			
	† Single rate (× 128 f _S)	512 fg	LOW	LOW	HIGH			
	Single rate (× 128 fg)	384 f _S	4 f _S LOW HIGH LOW					
† Master	Single rate (× 128 f _S)	256 f _S	LOW	HIGH	HIGH	Master	Remove jumper pin	Remove jumper pin
mode	Dual rate (× 64 fg)	384 f _S	HIGH	LOW	LOW			
	Dual rate (× 64 fg)	256 f _S	HIGH	LOW	HIGH			
	Quad rate (× 32 f _S)	192 f _S	HIGH	HIGH	LOW			
	Quad rate (× 32 fg)	128 f _S	HIGH	HIGH	HIGH			
1	Single rate (× 128 f _S)	Auto- detect	LOW	LOW	LOW		Select	Select /128, /256, or
Slave mode	Dual rate (× 64 fg)		LOW	LOW	HIGH	Slave	/2, /4, or /8 (See	/512
	Quad rate (× 32 fg)		LOW	HIGH	LOW		Table 1–7)	(See Table 1–8)

[†] Default settings

Table 1–6. System Clock Dividing-Ratio for MCK: 128 f_S-CS8404 (JP001)

Dividing-Ratio	Jumper-Pin Position	BCK Value (24.576 MHz oscillator: default)
1/1	/1	_
1/2	/2	12.288 MHz (128 f _S for $f_S = 96 \text{ kHz}$)
1/4	/4	6.144 MHz (128 f_S for $f_S = 48$ kHz)

Table 1–7. Bit Clock Dividing-Ratio (JP002)

Dividing-Ratio	Jumper-Pin Position	BCK Value (24.576 MHz oscillator: default)
1/2 (Slave)	/2	12.288 MHz (64 f_S for $f_S = 192$ kHz)
1/4 (Slave)	/4	6.144 MHz (64 f _S for $f_S = 96 \text{ kHz}$)
1/8 (Slave)	/8	3.072 MHz (64 f _S for f _S = 48 kHz)
— (Master)	Remove	_

Table 1–8. LR Clock Dividing-Ratio (JP004)

Dividing-Ratio	Jumper-Pin Position	MCK Value (24.576 MHz oscillator: default)		
1/128 (Slave)	/128	192 MHz		
1/256 (Slave)	/256	96 MHz		
1/512 (Slave)	/512	48 MHz		
— (Master)	Remove	_		

Table 1–9. Data Format Selection (JP003 and SW051)

DATA FORMAT	JP003	FMT1	FMT0
PCM, Left justified, 24-bit	L/J24	LOW	LOW
PCM, I ² S, 24-bit (default)	I ² S	LOW	HIGH
DSD	_	HIGH	HIGH

Note: FMT0 and FMT1 must be stable when RESET changes from LOW to HIGH.

Table 1–10. System Clock Source Selection (JP005)—Internal clock: X001/24.576 MHz, External Clock Input: CN001

Clock Source	Jumper-Pin Position	
Internal (default)	INT	
External	EXT	

1.2.2 Manual Reset (SW003)

SW003 is the reset switch for the PCM1804 and CS8404.

1.2.3 Digital Signal I/F to PCM1804 (JP052)

Digital signals are generated by an internal oscillator, divider, and the PCM1804. For each pair of pins shorted, the corresponding digital signal (see Figure 1–2) is input to the PCM1804 and CS8404.

Figure 1–2. Digital Signal Selection (JP052)




Table 1–11. S/PDIF Transmitter Format: CS8404 Configuration (SW004)

Professional Mode		Consumer Mode			
Switch	L=0, H=1		Switch	L=0, H=1	
PRO	0	Professional mode	PRO	1	Consumer mode
C9		C8,C9,C10,C11 - Channel mode (1 of 4)	C15		Generation status
	1	0000 - Not indicated (default: 2-ch)		1	0 – (see the S/PDIF standard)
	0	0100 – Stereophonic		0	1 – (see the S/PDIF standard)
EM1,EM0		C2,C3,C4 – Emphasis (2 of 3)	C8,C9		C8-C14 - Category code (2 of 7)
	11	Not indicated (default: none)		11	0000 0000 - General
	10	No emphasis		10	0100 0000 – PCM encoder/decoder
	0 1	50/15Us		0 1	1000 0000 – CD
	0 0	CCITT J.17		0 0	1100 0000 – DAT
C6,C7		C6,C7 – Sample frequency	C3		C3,C4,C5 – Emphasis (1 of 3)
	11	Not indicated (default: 48 kHz)		1	000 – None
	10	48 kHz		0	100 – 50/15Us
	0 1	44.1 kHz	C2		C2 – Copy/copyright
	0 0	32 kHz		1	0 - Copy inhibited/copyright asserted
C1		C1 – Audio		0	1 – Copy permitted/copyright not asserted
	1	0 – Normal audio	FC1,		C24,C25,C26,C27 – Sample frequency
	0	1 – Nonaudio	FC0	11	44.1 kHz
TRNPT		Transparent mode	1	10	48 kHz
	0	0 - Normal operation		0 1	32 kHz
	1	1 – Transparent mode		0 0	44.1 kHz, CD mode

Chapter 2

Schematics and Printed-Circuit Board

This chapter presents the DEM-DAI1804 printed-circuit board and schematics.

Topi	c Page
2.1	DEM-DAI1804 Printed-Circuit Board
2.2	DEM-DAI1804 Schematics

2.1 DEM-DAI1804 Printed-Circuit Board

Figure 2-1. DEM-DAI1804 Silkscreen




Figure 2–2. DEM-DAI1804—Top View






Figure 2–3. DEM-DAI1804—Bottom View



2.2 DEM-DAI1804 Schematics

Figure 2-4. DEM-DAI1804 Analog Section (Low-Pass Filter and Amplifier)



Note: Recommended value of capacitors C101/102/105/106 is 1800 pF for normal conditions. If an input signal level more than –6 dB of full scale at 100 kHz is applied in DSD mode, use 3300 pF instead.

Figure 2-5. DEM-DAI1804 A/D Converter Section





Figure 2-6. DEM-DAI1804 Regulator and Connector






Figure 2–7. DEM-DAI1804 Digital Section (Digital Audio Interface)