


# FlatLink™ RECEIVER

Check for Samples: SN65LVDS86A-Q1

#### **FEATURES**

- 3:21 Data Channel Expansion at up to 178.5 Mbytes/s Throughput
- Suited for SVGA, XGA, or SXGA Display Data **Transmission From Controller to Display With** Very Low EMI
- Three Data Channels and Clock Low-Voltage Differential Channels In and 21 Data and Clock **Low-Voltage TTL Channels Out**
- Operates From a Single 3.3-V Supply
- Tolerates 4-kV Human-Body Model (HBM) ESD
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range 31 MHz to 68 MHz
- No External Components Required for PLL
- Inputs Meet or Exceed the Standard Requirements of ANSI EIA/TIA-644 Standard
- Improved Replacement for the SN75LVDS86 and NSC DS90C364
- **Improved Jitter Tolerance**
- **Qualified for Automotive Applications**



NC - Not connected

### **DESCRIPTION**

The SN65LVDS86A FlatLink™ receiver contains three serial-in 7-bit parallel-out shift registers and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, '83, '84, or '85, over four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input clock (CLKIN) rate. The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. The SN65LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The SN65LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS86A is characterized for operation over the full automotive temperature range of -40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FlatLink is a trademark of Texas Instruments.




#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	TSSOP - DGG	Reel of 2000	SN65LVDS86ADGGRQ1	65LVDS86AQ

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# **FUNCTIONAL BLOCK DIAGRAM**



www.ti.com





Figure 1. SN65LVDS86A Load and Shift Timing Sequences

## **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**





# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			МІ	N MAX	UNIT		
$V_{CC}$	Supply voltage range <sup>(2)</sup>		-0.	5 4	V		
	Voltage range at any terminal	-0.	5 V <sub>CC</sub> + 0.5	V			
	Floring static dischause (3)	All pins (Class 3A)		4	kV		
	Electrostatic discharge (3)	All pins (Class 2B)		200	V		
	Continuous total power dissipation		See Dissipation Rating Tal				
$T_{J}$	Operating virtual junction temperature range		-4	0 150	°C		
T <sub>stg</sub>	orage temperature range		-6	5 150	°C		
	Lead temperature 1,6 mm (1/16 in) from cas	e for 10 s		260	°C		

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **Dissipation Rating Table**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>(1)</sup>	T <sub>A</sub> = 70°C	T <sub>A</sub> = 125°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

# **Recommended Operating Conditions**

### See Figure 2

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
$V_{IH}$	High-level input voltage (SHTDN)	2			V
$V_{IL}$	Low-level input voltage (SHTDN)			0.8	V
V <sub>ID</sub>	Magnitude differential input voltage	0.1		0.6	V
V <sub>IC</sub>	Common-mode input voltage	$\frac{ V_{\text{ID}} }{2}$	2	$4.4 - \frac{ V_{\text{ID}} }{2}$	٧
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

### **Timing Requirements**

		MIN	NOM	MAX	UNIT
t <sub>c</sub> (1)	Cycle time, input clock	14.7	t <sub>c</sub>	32.4	ns

(1) Parameter t<sub>c</sub> is defined as the mean duration of a minimum of 32000 clock cycles.

Submit Documentation Feedback

 <sup>(2)</sup> All voltage values are with respect to the Grap Community
(3) This rating is measured using MIL-STD-883C Method, 3015.7. All voltage values are with respect to the GND terminals unless otherwise noted.



### **Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input threshold voltage					100	mV
$V_{IT-}$	Negative-going differential input threshold voltage (2)			-100			mV
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -4 mA		2.4	·		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA				0.4	V
	Quiescent current (average)	Disabled,	All inputs to GND			280	μΑ
		Enabled, AnM = 1.4 V,	AnP = 1 V, $t_c = 15.38 \text{ ns}$		33	40	
I <sub>CC</sub>		Enabled, Grayscale pattern (see Figure 3),	$C_L = 8 \text{ pF},$ $t_c = 15.38 \text{ ns}$		43		mA
		Enabled, Worst-case pattern (see Figure 4),	$C_L = 8 \text{ pF},$ $t_c = 15.38 \text{ ns}$		68		
I <sub>IH</sub>	High-level input current (SHTDN)	V <sub>IH</sub> = V <sub>CC</sub>			·	±20	μΑ
I <sub>IL</sub>	Low-level input current (SHTDN)	V <sub>IL</sub> = 0			<del></del> ,	±25	μA
I	Input current A inputs	0 ≤ V <sub>I</sub> ≤ 2.4 V				±20	μΑ
loz	High-impedance output current	$V_O = 0$ or $V_{CC}$				±10	μA

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# **Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>su</sub>	Setup time, D0–D20 to CLKOUT↓	C - 9 pE Soo Figure F	5			ns
t <sub>h</sub>	Data hold time, CLKOUT↓ to D0-D20	C <sub>L</sub> = 8 pF, See Figure 5	5			ns
t <sub>(RSKM)</sub>	Receiver input skew margin <sup>(2)</sup> (see Figure 7)	$t_c$ = 15.38 ns (±0.2%),  Input clock jitter  < 50 ps, (3)	550	700		ps
t <sub>d</sub>	Delay time, CLKIN↑ to CLKOUT↓ (see Figure 7)	$V_{CC} = 3.3 \text{ V},$ $t_c = 15.38 \text{ ns (\pm 0.2\%)}, T_A = 25^{\circ}\text{C}$	3	5	7	ns
t <sub>en</sub>	Enable time, SHTDN to phase lock	See Figure 7		1		ms
t <sub>dis</sub>	Disable time, SHTDN to off state	See Figure 8		400		ns
t <sub>t</sub>	Transition time, output (10% to 90% $t_{r}$ or $t_{f}$ ) (data only)	C <sub>L</sub> = 8 pF		3		ns
t <sub>t</sub>	Transition time, output (10% to 90% t <sub>r</sub> or t <sub>f</sub> ) (clock only)	C <sub>L</sub> = 8 pF		1.5		ns
t <sub>w</sub>	Pulse duration, output clock			0.50 t <sub>c</sub>		ns

The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . The parameter  $t_{(RSKM)}$  is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from  $t_{RSKM} = tc/14 - 550 \text{ ps}$ .

<sup>|</sup>Input clock jitter| is the magnitude of the change in input clock period.



### PARAMETER MEASUREMENT INFORMATION






Figure 2. Voltage Definitions



A. The 16-grayscale test-pattern test device power consumption for a typical display pattern.

Figure 3. 16-Grayscale Test-Pattern Waveforms



A. The worst-case test pattern produces nearly the maximum switching frequency for all of the LVTTL outputs.

Figure 4. Worst-Case Test-Pattern Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 5. Setup and Hold Time Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



A. CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance or delay is then reduced until there are no data errors observed. The magnitude of the advance or delay is t<sub>(RSKM)</sub>.

Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and Delay Time Definitions

CLKOUT



# **PARAMETER MEASUREMENT INFORMATION (continued)**




Figure 8. Disable Time Waveforms



### **TYPICAL CHARACTERISTICS**





Figure 9. RMS Grayscale  $I_{\text{CC}}$  vs Clock Frequency




#### APPLICATION INFORMATION



- A. The four  $100-\Omega$  terminating resistors are recommended to be 0603 types.
- B. NA not applicable, these unused inputs should be left open.

Figure 10. 18-Bit Color Host to Flat Panel Display Application





- A. The four  $100-\Omega$  terminating resistors are recommended to be 0603 types.
- B. NA not applicable, these unused inputs should be left open.

Figure 11. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

See the FLatLink Designer's Guide (literature number SLLA012) for more application information.





www.ti.com

Ch	hanges from Original (August 2006) to Revision A	Page
•	Changed Wide Phase-Lock Input Frequency Range lower limit from 10 MHz to 31 MHz	1



# PACKAGE OPTION ADDENDUM

26-Aug-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
SN65LVDS86AQDGGG4	PREVIEW	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	
SN65LVDS86AQDGGRG4	PREVIEW	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	
SN65LVDS86AQDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

26-Aug-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65LVDS86A-Q1:

■ Catalog: SN65LVDS86A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>