
#### SN74AHC74Q-Q1 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRES

SGDS020A - FEBRUARY 2002 - REVISED APRIL 2008

- **Qualified for Automotive Applications**
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

#### D OR PW PACKAGE (TOP VIEW)



#### description

The SN74AHC74Q dual positive-edge-triggered device is a D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

#### ORDERING INFORMATION<sup>†</sup>

TA	PACK	\GE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
400C to 40E0C	SOIC - D	Tape and reel	SN74AHC74QDRQ1	AHC74Q
-40°C to 125°C	TSSOP - PW	Tape and reel	SN74AHC74QPWRQ1	HA74Q

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.



<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.


SGDS020A - FEBRUARY 2002 - REVISED APRIL 2008

## FUNCTION TABLE (each flip-flop)

	INP	UTS		OUTPUTS			
PRE	CLR	CLK	D	Q	Q		
L	Н	Х	Χ	Н	L		
Н	L	X	Χ	L	Н		
L	L	X	Χ	н†	H <sup>†</sup>		
Н	Н	$\uparrow$	Н	Н	L		
Н	Н	$\uparrow$	L	L	Н		
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$		


<sup>†</sup> This configuration is nonstable; that is, it does not persist when  $\overline{\mathsf{PRE}}$  or  $\overline{\mathsf{CLR}}$  returns to its inactive (high) level.

## logic symbol‡



 $<sup>\</sup>ddagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram, each flip-flop (positive logic)





### SN74AHC74Q-Q1 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SGDS020A - FEBRUARY 2002 - REVISED APRIL 2008

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Output voltage range, VO (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{ K }(V_{ C } < 0)$	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	86°C/W
PW package	113°C/W
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 2 V		0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
VO	Output voltage		0	VCC	V
		V <sub>CC</sub> = 2 V		-50	μΑ
loh	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	A
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA
		V <sub>CC</sub> = 2 V		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A
		$V_{CC} = 5 V \pm 0.5 V$		8	mA
A 4 / A	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			100	0/
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V
TA	Operating free-air temperature		-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

### SN74AHC74Q-Q1 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SGDS020A - FEBRUARY 2002 - REVISED APRIL 2008

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEST SOURITIONS	.,	T,	չ = 25°C	;			
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		
Voн		4.5 V	4.4	4.5		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		
		2 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	
VOL		4.5 V			0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5	
lį	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V	·		±0.1	·	±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10		·	pF

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		BAIN!	MAN			
			MIN	MAX	MIN	MAX	UNIT		
	Pulse desertes	PRE or CLR low	6		7				
t <sub>W</sub>	Pulse duration	CLK	6		7		ns		
	Satura tima hafara CLIVA	Data	6		7				
tsu	Setup time before CLK↑	PRE or CLR inactive	5		5		ns		
t <sub>h</sub>	Hold time, data after CLK↑		0.5		0.5		ns		

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C				
			MIN	MAX	MIN	MAX	UNIT
t <sub>w</sub> Pul	Dulas dematics	PRE or CLR low	5		5		
	Pulse duration	CLK	5		5		ns
	Octor Cost hafan OLKA	Data	5		5		
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	3		3		ns
th	Hold time, data after CLK↑		0.5		0.5		ns

### SN74AHC74Q-Q1 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SGDS020A - FEBRUARY 2002 - REVISED APRIL 2008

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	BAINI	MAY	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
			C <sub>L</sub> = 15 pF	80	125		70		N 41 1-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	50	75		45		MHz
t <sub>PLH</sub>	PRE or CLR	0 0	0. 455		7.6	12.3	1	14.5	
t <sub>PHL</sub>	PRE OF CLR	Q or Q	C <sub>L</sub> = 15 pF		7.6	12.3	1	14.5	ns
t <sub>PLH</sub>	0114	Q or Q	0 45 5		6.7	11.9	1	14	
t <sub>PHL</sub>	CLK	Q or Q	C <sub>L</sub> = 15 pF		6.7	11.9	1	14	ns
t <sub>PLH</sub>	PRE or CLR	0 5	0 50 5		10.1	15.8	1	18	
t <sub>PHL</sub>	PRE OF CLR	Q or Q	$C_L = 50 pF$		10.1	15.8	1	18	ns
t <sub>PLH</sub>	CLK	Q or $\overline{\mathbb{Q}}$	C: - F0 pF		9.2	15.4	1	17.5	20
t <sub>PHL</sub>	CLK	Q OI Q	C <sub>L</sub> = 50 pF		9.2	15.4	1	17.5	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	ТО	LOAD	T,	<u> </u> = 25°C	;	MINI	MAX	LINIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	WAX	UNIT
,			C <sub>L</sub> = 15 pF	130	170		110		
f <sub>max</sub>			C <sub>L</sub> = 50 pF	90	115		75		MHz
<sup>t</sup> PLH	PRE or CLR	0	0 45 -5		4.8	7.7	1	9	
<sup>t</sup> PHL	PRE OF CLR	Q or Q	$C_L = 15 pF$		4.8	7.7	1	9	ns
<sup>t</sup> PLH	CLK	0	0. 45.5		4.6	7.3	1	8.5	
<sup>t</sup> PHL	CLK	Q or Q	C <sub>L</sub> = 15 pF		4.6	7.3	1	8.5	ns
<sup>t</sup> PLH	PRE or CLR	Q or Q	0. 50.55		6.3	9.7	1	11	
<sup>t</sup> PHL	PRE OF CLR	Q or Q	C <sub>L</sub> = 50 pF		6.3	9.7	1	11	ns
<sup>t</sup> PLH	CLK	Q or Q	C <sub>L</sub> = 50 pF		6.1	9.3	1	10.5	ns
<sup>t</sup> PHL	CLK	Q 01 Q	GL = 50 pr		6.1	9.3	1	10.5	115

## noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		8.0	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH	4.7		V
VIH(D)	High-level dynamic input voltage	3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage		1.5	V

NOTE 4: Characteristics are for surface-mount packages only.


## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	32	pF



SGDS020A - FEBRUARY 2002 - REVISED APRIL 2008

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







24-.lan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74AHC74QDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC74Q	Samples
SN74AHC74QDRQ1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC74Q	Samples
SN74AHC74QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA74Q	Samples
SN74AHC74QPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	HA74Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jan-2013

### PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC74QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC74QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Mar-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AHC74QPWRG4Q1	TSSOP	PW	14	2000	367.0	367.0	35.0	
SN74AHC74QPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0	

## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>