

SN74ALVCF162835 3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES397A-JULY 2002-REVISED AUGUST 2004

FE	ATURES			DL PACK	
•	Member of the Texas Instruments Widebus™ Family		(TOP \		-OL
•	Ideal for Use in PC133 Register DIMM	NC [′ 56] GN	
•	Typical Output Skew <250 ps	NC		55 NC	
•	V_{CC} = 3.3 V \pm 0.3 V Normal Range	Y1 L			
•	V _{CC} = 2.7 V to 3.6 V Extended Range	GND [Y2 [53 GN 52 A2	
•	V_{CC} = 2.5 V ± 0.2 V	Y3		51 A3	
•	Rail-to-Rail Output Swing for Increased Noise	V _{cc}		50 VC	
	Margin	Y4 [8	49 🛛 A4	
٠	Balanced Output Drivers ±18 mA	Y5 [48 🛛 A5	
•	Low Switching Noise) Y6		47 A6	
•	Latch-Up Performance Exceeds 100 mA Per	GND [Y7 [46 GN 45 A7	
	JESD 78, Class II	Y8 [44 A8	
•	ESD Protection Exceeds JESD 22	Y9 [43 🛛 A9	
	- 2000-V Human-Body Model (A114-A)	Y10	15	42 A1	0
	- 200-V Machine Model (A115-A)	Y11 [41 🛛 A1'	
	- 1000-V Charged-Device Model (C101)	Y12		40 🛛 A12	
DF	SCRIPTION/ORDERING INFORMATION	GND [39 GN	
		Y13		38 A1:	
	s 18-bit universal bus driver is designed for 2.3-V	Y14		37 A14	
10 3	3.6-V V _{CC} operation.	Y15		36 A1	
	ta flow from A to Y is controlled by the	V _{CC} [Y16 [35 V _C 34 A1	
	put-enable (OE) input. The device operates in the nsparent mode when the latch-enable (LE) input is	Y17		33 A1	

transparent mode when the latch-enable (LE) input is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.

SN74ALVCF162835 has series damping The resistors in the device output structure that reduce switching noise in 128-MB and 256-MB SDRAM modules. Designed with a drive capability of ±18 mA, this device is a midway drive between the SN74ALVC162835 (±12 mA) and SN74ALVC16835 (±24 mA).

NC - No internal connection

29 GND

32 GND

31 **A**18

30 CLK

GND 🛛 25

Y18 26

OE 27

LE

28

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tube	SN74ALVCF162835DL	ALVCF162835
-40°C to 85°C	330F - DL	Tape and reel	SN74ALVCF162835DLR	ALVCF 102055
-40 C 10 85 C	TSSOP - DGG	Tape and reel	SN74ALVCF162835GR	ALVCF162835
	TVSOP - DGV	Tape and reel	SN74ALVCF162835VR	VF2835

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES397A-JULY 2002-REVISED AUGUST 2004

DESCRIPTION/ORDERING INFORMATION (CONTINUED)


The SN74ALVCF162835 is a faster version of the SN74ALVC162835. It is suitable for PC133 applications and, particularly, SDRAM modules clocked at 133 MHz.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	INPUTS									
OE	LE	CLK	Α	Y						
н	Х	Х	Х	Z						
L	Н	Х	L	L						
L	Н	Х	Н	н						
L	L	\uparrow	L	L						
L	L	\uparrow	Н	н						
L	L	L or H	Х	Y ₀ ⁽¹⁾						

FUNCTION TABLE

(1) Output level before the indicated steady-state input conditions were established



LOGIC DIAGRAM (POSITIVE LOGIC)

To 17 Other Channels



SCES397A-JULY 2002-REVISED AUGUST 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range ⁽²⁾		-0.5	4.6	V	
Vo	Output voltage range ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	$V_{I} < 0 \text{ or } V_{I} < V_{CC}$		-50	mA	
I _{ок}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through each V_{CC} or C	GND		±100	mA	
		DGG package		64		
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		48	°C/W	
		DL package		56		
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
V	High lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
V _{IH}	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
V		V_{CC} = 2.3 V to 2.7 V		0.7	V
V _{IL}	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 2.3 V		-6	mA
		V _{CC} – 2.3 V		-8	
	High-level output current $V_{CC} = 2.7 V$ $V_{CC} = 3 V$			-6	
I _{ОН}		$v_{\rm CC} = 2.7 $ v		-12	
			-8		
		V _{CC} = 5 V		-18	
		V _{CC} = 2.3 V		6	
		V _{CC} – 2.3 V		8	
1	Low-level output current	V _{CC} = 2.7 V		6	mA
I _{OL}		$V_{\rm CC} = 2.7$ V		12	ШA
			8		
		$V_{CC} = 3 V$		18	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES397A-JULY 2002-REVISED AUGUST 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST C	ONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT		
		I _{OH} = -0.1 mA		2.3 V to 3.6 V	V _{CC} - 0.2					
		I _{OH} = -6 mA		2.3 V	1.9					
		I _{OH} = -8 mA		2.3 V	1.7					
V _{OH}		I _{OH} = -6 mA		2.7 V	2.2			V		
		I _{OH} = -12 mA		2.7 V	2					
		I _{OH} = -8 mA		3 V	2.4					
		I _{OH} = -18 mA			2					
		I _{OL} = 0.1 mA		2.3 V to 3.6 V			0.2			
		I _{OL} = 6 mA		2.3 V			0.4	v		
		I _{OL} = 8 mA		2.3 V			0.55			
V _{OL}		I _{OL} = 6 mA		2.7 V			0.4			
		I _{OL} = 12 mA		2.7 V			0.6			
		I _{OL} = 8 mA		3 V			0.55			
		I _{OL} = 18 mA		3 V			0.8	1		
V _{IK}		V _{CC} = 2.3 V,	I _I = -18 mA	3.6 V			-1.2	V		
V _{hys}		V _{CC} = 3.6 V		3.6 V		100		mV		
I _I		$V_{I} = V_{CC}$ or GND		3.6 V			±5	μA		
I _{OZ}		$V_0 = V_{CC}$ or GND		3.6 V			±10	μA		
I _{CC}		$V_{I} = V_{CC}$ or GND,	$I_{O} = 0$	3.6 V		0.1	40	μA		
ΔI_{CC}		One input at V _{CC} - 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μΑ		
Ci	Inputs	$V_1 = 0 V$		3.3 V		3.5		pF		
Co	Outputs	$V_0 = 0 V$		3.3 V		4.5		pF		

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25^{\circ}C.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Figure 2)

					V _{CC} = 2.5 V ± 0.2 V		$V_{CC} = 2.7 \text{ V} \qquad \begin{array}{c} V_{CC} = 3.3 \\ \pm 0.3 \text{ V} \end{array}$		3.3 V 3 V	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency				150		150		150	MHz	
	Pulse duration	LE high	LE high			3.3		3.3			
tw	Fuise duration	CLK high or low	CLK high or low			3.3		3.3		ns	
		Data before CLK1		1.8		1.5		1			
t _{su}	Setup time		CLK high	1.9		1.6		1.5		ns	
		Data before LE↓	CLK low	1.3		1.1		1			
	Llold time	Data after CLK↑	Data after CLK↑			0.6		0.6			
t _h	Hold time	Data after LE \downarrow	CLK high or low	1.4		1.7		1.4		ns	



SCES397A-JULY 2002-REVISED AUGUST 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Figure 2)

PARAMETER	FROM	TO	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
	A		1	4		4.6	1	3.5	
t _{pd}	LE	Y	1.3	5.5		5.4	1.3	4.6	ns
	CLK		1.4	5.9		5.6	1.4	3.5	
t _{en}	ŌĒ	Y	1.4	5.9		6	1.1	5	ns
t _{dis}	ŌĒ	Y	1	4.7		4.6	1.3	4.2	ns
t _{sk(o)}								500	ps

SWITCHING CHARACTERISTICS

from 0°C to 65°C, $C_L = 50 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	UNIT	
		(001-01)	MIN	MAX	
t _{pd}	CLK	Y	1.8	3.5	ns


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
	Device discipation conscitution	Outputs enabled		27	33	
C _{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 0 \text{ pF}, f = 10 \text{ MHz}$	16	21	р⊦



SCES397A-JULY 2002-REVISED AUGUST 2004



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SN74ALVCF162835 3.3-V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES397A-JULY 2002-REVISED AUGUST 2004



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns. t_f ≤ 2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



31-Oct-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74ALVCF162835GRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCF162835	Samples
74ALVCF162835GRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCF162835	Samples
74ALVCF162835VRE4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VF2835	Samples
74ALVCF162835VRG4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VF2835	Samples
SN74ALVCF162835GR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCF162835	Samples
SN74ALVCF162835VR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VF2835	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

31-Oct-2013

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*	*All dimensions are nominal												
	Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74ALVCF162835GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
	SN74ALVCF162835VR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCF162835GR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ALVCF162835VR	TVSOP	DGV	56	2000	367.0	367.0	45.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconne	onnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated