5V/12V eFuse with Over Voltage Protection and Blocking FET Control
Check for Samples: TPS2592AA, TPS2592AL, TPS2592BA, TPS2592BL, TPS2592ZA

FEATURES

- **12 V eFuse – TPS2592Ax**
- **5 V eFuse – TPS2592Bx**
- **4.5 V – 18 V Protection – TPS2592Zx**
- **Integrated 28mΩ Pass MOSFET**
- **Fixed Over-Voltage Clamp (TPS2592Ax/Bx)**
- **Absolute Maximum Voltage of 20V**
- **2 A to 5 A Adjustable I$_{LIMIT}$ (±15% Accuracy)**
- **Reverse Current Blocking Support**
- **Programmable OUT Slew Rate, UVLO**
- **Built-in Thermal Shutdown**
- **UL Recognition Pending**
- **Safe during Single Point Failure Test (UL60950)**
- **Small Foot Print – 10L (3mm x 3mm) VSON**

APPLICATIONS

- **HDD and SSD Drives**
- **Set Top Boxes**
- **Servers / AUX Supplies**
- **Fan Control**
- **PCI/PCIe Cards**
- **Switches/Routers**

PRODUCT INFORMATION[1]

PART NO	UV	OV CLAMP	FAULT RESPONSE	Status
TPS2592AA	4.3 V	15 V	Auto Retry	Active
TPS2592BA	4.3 V	6.1 V	Auto Retry	Active
TPS2592AL	4.3 V	15 V	Latched	Active
TPS2592BL	4.3 V	6.1 V	Latched	Active
TPS2592ZA	4.3 V	—	Auto-retry	Active
TPS2592ZL	4.3 V	—	Latched	Preview

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com

DESCRIPTION

The TPS2592xx family of eFuses is a highly integrated circuit protection and power management solution in a tiny package. The devices use few external components and provide multiple protection modes. They are a robust defense against overloads, shorts circuits, voltage surges, excessive inrush current, and reverse current. Current limit level can be set with a single external resistor and current limit set has a typical accuracy of ±15%. Over voltage events are limited by internal clamping circuits to a safe fixed maximum, with no external components required. TPS2592Ax devices provide over voltage protection (OVP) for 12V systems and TPS2592Bx devices for 5V systems. In cases with particular voltage ramp requirements, a dV/dT pin is provided that can be programmed with a single capacitor to ensure proper output ramp rates. Many systems, such as SSDs, must not allow holdup capacitance energy to dump back through the FET body diode onto a drooping or shorted input bus. The BFET pin is for such systems. An external NFET can be connected "Back to Back (B2B)" with the TPS2592 output and the gate driven by BFET to prevent current flow from load to source (see Figure 51).

Application Schematic

Transient: Output Short Circuit

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating temperature range (unless otherwise noted) [1]

		VALUE[2]		UNIT
		MIN	**MAX**	
Supply voltage range[1]	VIN	−0.3	20	V
	VIN (10ms Transient)		22	
Output voltage	OUT	−0.3	VIN + 0.3	V
	OUT (Transient < 1 µs)		-1.2	V
ILIM		−0.3	7	V
Continuos output current			6.25[3]	A
EN/UVLO		−0.3	7	V
dV/dT		−0.3	7	V
BFET		−0.3	30	V
Electrostatic discharge	Human body model (HBM)		±2000	V
	Charged-device model (CDM)		±500	V
Continuous power dissipation		See the Thermal Characteristics		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential voltages, are with respect to network ground terminal.
(3) Device supports high peak current during short circuit conditions until current is internally limited.

THERMAL CHARACTERISTICS[1]

THERMAL METRIC		TPS2592xx	UNIT
		DRC (10) PINS	
θ_{JA}	Junction-to-ambient thermal resistance	45.9	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	53	
θ_{JB}	Junction-to-board thermal resistance	21.2	
ψ_{JT}	Junction-to-top characterization parameter	1.2	
ψ_{JB}	Junction-to-board characterization parameter	21.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	5.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
Input voltage range	VIN (TPS2592Ax)	4.5	12	13.8	V
	VIN (TPS2592Bx)	4.5	5	5.5	
	VIN (TPS2592Zx)	4.5		18[1]	
	BFET	0		VIN+6	
	dV/dT, EN/UVLO	0		6	
	ILIM	0		3.3	
Continuos output current	I_{OUT}	0		5	A
Resistance	ILIM	40.2	100	162	kΩ
External capacitance	OUT	0.1	1	1000	µF
	dV/dT		1	1000	nF
Operating junction temperature range, T_J		−40	25	125	°C
Operating Ambient temperature range, T_A		−40	25	85	°C

(1)   Maximum voltage (including input transients) at VIN pin should not exceed absolute maximum rating as specified in ABSOLUTE
      MAXIMUM RATINGS.

ELECTRICAL CHARACTERISTICS

−40°C ≤ T_J ≤ 125°C, VIN = 12V for TPS2592Ax/Zx, VIN = 5V for TPS2592Bx, $V_{EN/UVLO}$ = 2V, R_{ILIM} = 100kΩ, C_{dVdT} = OPEN.
All voltages referenced to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN (INPUT SUPPLY)						
V_{UVR}	UVLO threshold, rising		4.15	4.3	4.45	V
V_{UVhyst}	UVLO hysteresis[1]			5.4%		
IQ_{ON}	Supply current	Enabled: EN/UVLO = 2V, TPS2592Ax/Zx	0.2	0.42	0.65	mA
		Enabled: EN/UVLO = 2V, TPS2592Bx	0.4	0.62	0.80	mA
IQ_{OFF}		EN/UVLO = 0V		0.1	0.25	mA
V_{OVC}	Over-voltage clamp (Not applicable for TPS2592Zx)	VIN > 16.5V, I_{OUT} = 10mA, TPS2592Ax/Zx	13.8	15	16.5	V
		TPS2592Bx, VIN > 6.75V, I_{OUT} = 10 mA, −40°C ≤ T_J ≤ 85°C	5.5	6.1	6.75	
		TPS2592Bx, VIN > 6.75V, I_{OUT} = 10 mA, −40°C ≤ T_J ≤ 125°C	5.25	6.1	6.75	
EN/UVLO (ENABLE/UVLO INPUT)						
V_{ENR}	EN Threshold voltage, rising		1.37	1.4	1.44	V
V_{ENF}	EN Threshold voltage, falling		1.32	1.35	1.39	V
I_{EN}	EN Input leakage current	0 V ≤ V_{EN} ≤ 5V	−100	0	100	nA
T_{OFFdly}	Turn Off delay[1]	EN↓ to BFET↓, C_{BFET} = 0		0.4		µs
dV/dT (OUTPUT RAMP CONTROL)						
T_{dVdT}	Output ramp time	TPS2592Ax/Zx, EN/UVLO → H to OUT = 11.7V, C_{dVdT} = 0	0.7	1	1.3	ms
		TPS2592Bx, EN/UVLO → H to OUT = 4.9V, C_{dVdT} = 0	0.28	0.4	0.52	
		TPS2592Ax/Zx, EN/UVLO → H to OUT = 11.7V, C_{dVdT} = 1 nF[1]		12		
		TPS2592Bx, EN/UVLO → H to OUT = 4.9V, C_{dVdT} = 1 nF[1]		5		
I_{dVdT}	dV/dT Charging current[1]	V_{dVdT} = 0 V		220		nA
R_{dVdT_disch}	dV/dT Discharging resistance	EN/UVLO = 0 V, I_{dVdT} = 10 mA sinking	50	73	100	Ω
$V_{dVdTmax}$	dV/dT Max capacitor voltage[1]			5.5		V
$GAIN_{dVdT}$	dV/dT to OUT gain[1]	ΔV_{dVdT}		4.85		V/V

(1)   These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's
      product warranty.

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

www.ti.com

TEXAS INSTRUMENTS

ELECTRICAL CHARACTERISTICS (continued)

$-40°C \leq T_J \leq 125°C$, VIN = 12V for TPS2592Ax/Zx, VIN = 5V for TPS2592Bx, $V_{EN/UVLO}$ = 2V, R_{ILIM} = 100kΩ, C_{dVdT} = OPEN.
All voltages referenced to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ILIM (CURRENT LIMIT PROGRAMMING)						
I_{ILIM}	ILIM Bias current[2]			10		µA
I_{OL}	Overload current limit[3]	R_{ILIM} = 45.3 kΩ, $V_{VIN-OUT}$ = 1 V	1.79	2.10	2.42	A
		R_{ILIM} = 100 kΩ, $V_{VIN-OUT}$ = 1 V	3.46	3.75	4.03	
		R_{ILIM} = 150 kΩ, $V_{VIN-OUT}$ = 1 V	4.4	5.2	6	
$I_{OL-R-Short}$		R_{ILIM} = 0 Ω, Shorted Resistor Current Limit (Single Point Failure Test: UL60950)[2]		0.7		A
$I_{OL-R-Open}$		R_{ILIM} = OPEN, Open Resistor Current Limit (Single Point Failure Test: UL60950)[2]		0.55		A
I_{SCL}	Short-circuit current limit[3]	R_{ILIM} = 45.3 kΩ, $V_{VIN-OUT}$ = 5 V, TPS2592Bx	1.72	2.05	2.38	A
		R_{ILIM} = 45.3 kΩ, $V_{VIN-OUT}$ = 12 V, TPS2592Ax/Zx	1.66	1.98	2.29	
		R_{ILIM} = 100 kΩ, $V_{VIN-OUT}$ = 5 V, TPS2592Bx	3.14	3.56	3.98	
		R_{ILIM} = 100 kΩ, $V_{VIN-OUT}$ = 12 V, TPS2592Ax/Zx	2.90	3.32	3.75	
		R_{ILIM} = 150 kΩ, $V_{VIN-OUT}$ = 5 V, TPS2592Bx	4.12	4.86	5.60	
		R_{ILIM} = 150 kΩ, $V_{VIN-OUT}$ = 12 V, TPS2592Ax/Zx	3.75	4.42	5.10	
$RATIO_{FASTRIP}$	Fast-Trip comparator level w.r.t. overload current limit[2]	$I_{FASTRIP} : I_{OL}$		160%		
$T_{FastOffDly}$	Fast-Trip comparator delay[2]	$I_{OUT} > I_{FASTRIP}$ to I_{OUT}= 0 (Switch Off)		3		µs
$V_{OpenILIM}$	ILIM Open resistor detect threshold[2]	V_{ILIM} Rising, R_{ILIM} = OPEN		3.1		V
OUT (PASS FET OUTPUT)						
T_{ON}	Turn-on delay[2]	EN/UVLO → H to I_{VIN} = 100 mA, 1 A resistive load at OUT		220		µs
$R_{DS(on)}$	FET ON resistance	T_J = 25°C	21	28	33	mΩ
		T_J = 125°C		39	46	
$I_{OUT-OFF-LKG}$	OUT Bias current in off state	$V_{EN/UVLO}$ = 0 V, V_{OUT} = 0 V (Sourcing)	–5	0	1	µA
$I_{OUT-OFF-SINK}$		$V_{EN/UVLO}$ = 0V, V_{OUT} = 300 mV (Sinking)	10	15	20	
BFET (BLOCKING FET GATE DRIVER)						
I_{BFET}	BFET Charging current[2]	V_{BFET} = V_{OUT}		2		µA
$V_{BFETmax}$	BFET Clamp voltage[2]			V_{VIN} + 6.4		V
$R_{BFETdisch}$	BFET Discharging resistance to GND	$V_{EN/UVLO}$ = 0 V, I_{BFET} = 100 mA	15	26	36	Ω
$T_{BFET-ON}$	BFET Turn-on duration[2]	EN/UVLO → H to V_{BFET} = 12 V, C_{BFET} = 1 nF		4.2		ms
		EN/UVLO → H to VB_{FET} = 12 V, C_{BFET} = 10 nF		42		
$T_{BFET-OFF}$	BFET Turn-off duration[2]	EN/UVLO → L to v_{BFET} = 1 V, C_{BFET} = 1 nF		0.4		µs
		EN/UVLO → L to V_{BFET} = 1 V, C_{BFET} = 10 nF		1.4		
TSD (THERMAL SHUT DOWN)						
T_{SHDN}	TSD Threshold, rising[2]			160		°C
$T_{SHDNhyst}$	TSD Hysteresis[2]			10		°C
	Thermal fault: latched or autoretry	TPS2592xL		LATCHED		
		TPS2592xA		AUTO-RETRY		

(2) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.
(3) Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.

TYPICAL CHARACTERISTICS

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN}= 0.1 μF, C_{OUT}= 1μF, C_{dVdT} = OPEN (unless stated otherwise)

Figure 1. INPUT UVLO vs TEMPERATURE

Figure 2. IQ$_{OFF}$ vs V$_{IN}$

Figure 3. I$_{VIN-ON}$ vs V$_{IN}$ (TPS2592Ax/Zx)

Figure 4. I$_{VIN-ON}$ vs V$_{IN}$ (TPS2592Bx)

Figure 5. V$_{OVC}$ vs TEMPERATURE ACROSS I$_{OUT}$ (TPS2592Ax)

Figure 6. V$_{OVC}$ vs TEMPERATURE (TPS2592Bx)

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN}= 0.1 µF, C_{OUT}= 1µF, C_{dVdT} = OPEN (unless stated otherwise)


Figure 7. TRANSIENT: OVER-VOLTAGE CLAMP: TPS2592Ax


Figure 8. TRANSIENT: OVER-VOLTAGE CLAMP: TPS2592Bx

Figure 9. T_{ON} vs TEMPERATURE

Figure 10. I_{dVdT} vs TEMPERATURE

Figure 11. T_{dVdT} vs TEMPERATURE (TPS2592Ax/Zx)

Figure 12. T_{dVdT} vs TEMPERATURE (TPS2592Bx)

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN} = 0.1 µF, C_{OUT} = 1µF, C_{dVdT} = OPEN (unless stated otherwise)

**Figure 13. T_{dVdT} vs C_{dVdT} (TPS2592Ax/Zx)**

Figure 14. T_{dVdT} vs C_{dVdT} (TPS2592Bx)

Figure 15. V_{EN_VIH}, V_{EN_VIL} vs TEMPERATURE

Figure 16. I_{EN} (Leakage Current) vs V_{EN}

**Figure 17. TRANSIENT: OUTPUT RAMP: TPS2592Ax/Zx (C_{dVdT} = OPEN, C_{OUT}=4.7 µF)**

Figure 18. TRANSIENT: OUTPUT RAMP: TPS2592Ax/Zx (C_{dVdT} = 1 nF, C_{OUT}=10 µF, R_{OUT}= 5.7 Ω)

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN} = 0.1 µF, C_{OUT}= 1µF, C_{dVdT} = OPEN (unless stated otherwise)

Figure 19. TRANSIENT: OUTPUT RAMP: TPS2592Bx
(C_{dVdT} = OPEN, C_{OUT}= 4.7 µF)

Figure 20. Transient Output Ramp: TPS2592Bx
(C_{dVdT} = 1 nF, C_{OUT}=10 µF, R_{OUT}= 2.5 Ω)

Figure 21. TRANSIENT: TURN OFF DELAY (EN ↓)

Figure 22. TURN OFF DELAY TO BFET (EN↓)

Figure 23. TURN OFF DELAY TO BFET (VIN↓)

Figure 24. TURN OFF DELAY TO BFET (VIN↓): ZOOMED

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN}= 0.1 µF, C_{OUT}= 1µF, C_{dVdT} = OPEN (unless stated otherwise)

Figure 25. $V_{OUT-OFF}$ vs TEMPERATURE

Figure 26. R_{DSON} vs TEMPERATURE

Figure 27. I_{OUT} vs $V_{VIN-OUT}$ (150kΩ)

Figure 28. I_{OUT} vs $V_{VIN-OUT}$ (100kΩ)

Figure 29. I_{OUT} vs $V_{VIN-OUT}$ (45.3kΩ)

Figure 30. I_{OL}, I_{SC} vs TEMPERATURE (150kΩ)

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

TEXAS
INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN} = 0.1 µF, C_{OUT} = 1µF, C_{dVdT} = OPEN (unless stated otherwise)

Figure 31. I_{OL}, I_{SC} vs TEMPERATURE (100kΩ)

Figure 32. I_{OL}, I_{SC} vs TEMPERATURE (45.3kΩ)

Figure 33. $I_{OL-R-Short}$ vs TEMPERATURE (R_{ILIM} = 0)

Figure 34. $I_{OL-R-Open}$ vs TEMPERATURE (R_{ILIM} = OPEN)

Figure 35. $V_{OpenILIM}$ vs TEMPERATURE

Figure 36. TRANSIENT: OUTPUT SHORT CIRCUIT

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN}= 0.1 µF, C_{OUT}= 1µF, C_{dVdT} = OPEN (unless stated otherwise)

Figure 37. SHORT CIRCUIT (Zoom): FAST-TRIP COMPARATOR

Figure 38. TRANSIENT: RECOVERY FROM SHORT CIRCUIT / OVER CURRENT

Figure 39. TRANSIENT: WAKE UP TO SHORT CIRCUIT

Figure 40. TRANSIENT: OVERLOAD CURRENT LIMIT: (I_{LOAD} stepped from 50% to 120%, back to 50%)

Figure 41. TRANSIENT: THERMAL FAULT AUTO-RETRY (TPS2592xA)

Figure 42. TRANSIENT: THERMAL FAULT LATCHED (TPS2592xL)

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
**TPS2592ZA**

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

www.ti.com

TEXAS
INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)

T_J = 25°C, V_{VIN} = 12 V for TPS2592Ax/Zx, V_{VIN} = 5 V for TPS2592Bx, $V_{EN/UVLO}$ = 2 V, R_{ILIM} = 100 kΩ, C_{VIN}= 0.1 µF, C_{OUT}= 1µF, C_{dVdT} = OPEN (unless stated otherwise)

Figure 43. TRANSIENT: OUTPUT RAMP: TPS2592Zx
(C_{dVdT} = OPEN, C_{OUT} = 10 µF)

Figure 44. TRANSIENT: OUTPUT RAMP: TPS2592Zx
(C_{dVdT} = 1 nF, C_{OUT}= 10 µF, R_{OUT}= 9 Ω)

Figure 45. ACCURACY vs LOAD CURRENT

Figure 46. I_{RILM} RESISTOR vs OVERLOAD CURRENT LIMIT

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TEXAS INSTRUMENTS

www.ti.com

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

SLVSC11B – JUNE 2013 – REVISED NOVEMBER 2013

FUNCTIONAL BLOCK DIAGRAM

DRC PACKAGE
(TOP VIEW)

PIN DESCRIPTIONS

PIN		DESCRIPTION
NAME	NO.	
dV/dT	1	Tie a capacitor from this pin to GND to control the ramp rate of OUT at device turn-on.
EN/UVLO	2	This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET and pulls BFET to GND. When pulled high, it enables the device and BFET. As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider.
VIN	3-5	Input Supply Voltage
OUT	6-8	Output of the device
BFET	9	Connect this pin to the gate of a blocking NFET. See the DETAILED PIN DESCRIPTION.
ILIM	10	A resistor from this pin to GND will set the overload and short circuit limit.
GND	PowerPAD™	GND

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

TEXAS
INSTRUMENTS

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

www.ti.com

DEVICE OPERATION

The TPS2592xx is a hot-swap controller with integrated power switch that is used to manage current/voltage/start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When V_{VIN} exceeds the undervoltage-lockout threshold (V_{UVR}), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET and also start charging the gate of external blocking FET (if connected) via the BFET pin. As VIN rises, the internal MOSFET of the device and external FET (if connected) will start conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (that is, below V_{ENF}), the internal MOSFET is turned off and BFET pin is discharged, thereby, blocking the flow of current from VIN to OUT. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

Having successfully completed its start-up sequence, the device now actively monitors its load current and input voltage, ensuring that the adjustable overload current limit I_{OL} is not exceeded and input voltage spikes are safely clamped to V_{OVC} level at the output. This keeps the output device safe from harmful voltage and current transients. The device also has built-in thermal sensor. In the event device temperature (T_J) exceeds T_{SHDN} , typically 160°C, the thermal shutdown circuitry will shut down the internal MOSFET thereby disconnecting the load from the supply. In the TPS2592xL, the output will remain disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS2592xA device will remain off during a cooling period until device temperature falls below $T_{SHDN} - 10°C$, after which it will attempt to restart. This ON and OFF cycle will continue until fault is cleared.

DETAILED PIN DESCRIPTION

GND: This is the most negative voltage in the circuit and is used as a reference for all voltage measurements unless otherwise specified.

VIN: Input voltage to the TPS2592xx. A ceramic bypass capacitor close to the device from VIN to GND is recommended to alleviate bus transients. The recommended operating voltage range is 4.5V – 13.8V for TPS2592Ax, 4.5V – 18V for TPS2592Zx and 4.5V – 5.5V for TPS2592Bx. The device can continuously sustain a voltage of 20V on VIN pin. However, above the recommended maximum bus voltage, the device will be in over-voltage protection (OVP) mode, limiting the output voltage to V_{OVC}. The power dissipation in OVP mode is P_{D_OVP} = (V_{VIN} - V_{OVC}) x I_{OUT}, which can potentially heat up the device and cause thermal shutdown.

dV/dT: Connect a capacitor from this pin to GND to control the slew rate of the output voltage at power-on. This pin can be left floating to obtain a predetermined slew rate (minimum T_{dVdT}) on the output. Equation governing slew rate at start-up is shown below:

$$I_{dVdT} = (C_{EXT} + C_{INT}) \times \frac{\left(\dfrac{dV_{OUT}}{dT}\right)}{GAIN_{dVdT}}$$

(1)

Where:

I_{dVdT} = 220 nA (TYP)
C_{INT} = 70pF (TYP)
$GAIN_{dVdT}$ = 4.85
$\dfrac{dV_{OUT}}{dT}$ = Desired output slew rate

The total ramp time (T_{dVdT}) for 0 to VIN can be calculated using the following equation:

$$T_{dVdT} = 10^6 \times VIN \times (C_{EXT} + 70pF)$$

(2)

For details on how to select an appropriate charging time/rate, refer to the applications section: "INRUSH CURRENT AND POWER DISSIPATION DURING START-UP".

BFET: Connect this pin to an external NFET that can be used to disconnect input supply from rest of the system in the event of power failure at VIN. The BFET pin is controlled by either UVLO event or EN/UVLO (see Table 1). BFET can source charging current of 2 µA (TYP) and sink (discharge) current from the gate of the external FET via a 26 Ω internal discharge resistor to initiate fast turn-off, typically <1 µs. Due to 2 uA charging current, it is recommended to use >10 MΩ impedance when probing the BFET node.

TEXAS INSTRUMENTS

www.ti.com

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

Table 1.

EN/UVLO > V_{ENR}	VIN>V_{UVR}	BFET Mode
H	H	Charge
X	L	Discharge
L	X	Discharge

EN/UVLO: As an input pin, it controls both the ON/OFF state of the internal MOSFET and that of the external blocking FET. In its high state, the internal MOSFET is enabled and charging begins for the gate of external FET. A low on this pin will turn off the internal MOSFET and pull the gate of the external FET to GND via the built-in discharge resistor. High and Low levels are specified in the parametric table of the datasheet. The EN/UVLO pin is also used to clear a thermal shutdown latch in the TPS2592xL by toggling this pin (H→L).

The internal de-glitch delay on EN/UVLO falling edge is intentionally kept low (1us typical) for quick detection of power failure. When used with a resistor divider from supply to EN/UVLO to GND, power-fail detection on EN/UVLO helps in quick turn-off of the BFET driver, thereby stopping the flow of reverse current (see typical application diagram, Figure 51). For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO to GND

ILIM: The device continuously monitors the load current and keeps it limited to the value programmed by RILIM. After start-up event and during normal operation, current limit is set to I_{OL} (over-load current limit).

$$I_{OL} = \left(0.7 + 3 \times 10^{-5} \times R_{ILIM}\right)$$

(3)

When power dissipation in the internal MOSFET [$P_D = (V_{VIN} - V_{OUT}) \times I_{OUT}$] exceeds 10W, there is a 2% – 12% thermal foldback in the current limit value so that I_{OL} drops to I_{SC}. In each of the two modes, MOSFET gate voltage is regulated to throttle short-circuit and overload current flowing to the load. Eventually, the device shuts down due to over temperature.

Figure 47. Thermal Foldback in Current Limit

During a transient short circuit event, the current through the device increases very rapidly. The current-limit amplifier cannot respond very quickly to this event due to its limited bandwidth. Therefore, the TPS2592 incorporates a fast-trip comparator, which shuts down the pass device very quickly when I_{OUT} > $I_{FASTRIP}$, and terminates the rapid short-circuit peak current. The trip threshold is set to 60% higher than the programmed over-load current limit ($I_{FASTRIP}$ = 1.6 x I_{OL}). After the transient short-circuit peak current has been terminated by the fast-trip comparator, the current limit amplifier smoothly regulates the output current to I_{OL} (see figure below).

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

TEXAS
INSTRUMENTS

www.ti.com

Figure 48. Fast-Trip Current

Figure 49. Fast-Trip and Current Limit Amplifier Response for Short Circuit

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

TEXAS INSTRUMENTS

www.ti.com

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

SLVSC11B −JUNE 2013−REVISED NOVEMBER 2013

TYPICAL APPLICATIONS

Figure 50. Simple e-Fuse (Current-Limiter): Application with Output Ramp-Rate Control

Figure 51. Reverse Current Protection (e.g., SSD) Application with Blocking FET C$_{HOLD-UP}$ (TPS2592 UVLO is used as power fail comparator)

Figure 52. Reverse Current Protection Application with External Blocking Controller (TPS2413 is used as reverse current comparator)

*Note: C$_{VIN}$ is optional and 0.1 μF is recommended to suppress transients due to the inductance of PCB routing or from input wiring.

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

TEXAS INSTRUMENTS

www.ti.com

APPLICATION INFORMATION

INRUSH CURRENT AND POWER DISSIPATION DURING START-UP

A successful design needs to keep the junction temperature of TPS2592 well below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up.

During start-up, as the output capacitor charges, the voltage difference across the internal FET decreases, and the power dissipated decreases as well. Typical ramp-up of output voltage V_{OUT} with inrush current limit is shown in Figure 53 and variation of power dissipation with ramp-up time is plotted in Figure 54. The average power dissipated in the device during start-up is equal to area of triangular plot as highlighted.

Figure 53. Start-Up Waveform

Figure 54. P_DISS During Start-Up

For the TPS2592, the inrush current is determined as:

$$I = C \times \frac{dv}{dt} \Rightarrow I_{INRUSH} = C_{OUT} \times \frac{V_{VIN}}{T_{dvdt}}$$

(4)

Power dissipation during start-up will be:

$$P_{INRUSH} = 0.5 \times V_{VIN} \times I_{INRUSH}$$

(5)

The above calculation assumes that load does not draw any current until the output voltage has reached its final value.

If the load draws current during the turn-on sequence, there will be additional power dissipated during the start-up phase. Considering a resistive load R_L, load current ramps up proportionally with increase in output voltage during T_{dvdt} time. Typical ramp-up of output voltage V_{OUT} and Load current is shown in Figure 55 and variation of power dissipation with ramp-up time is plotted in Figure 56. The additional power dissipation during start-up phase is represented and calculated as follows:

$$V_{DS}(t) = V_{VIN} \times \left(1 - \frac{t}{T_{dvdt}} \right)$$

(6)

$$I_{LOAD}(t) = \left(\frac{V_{VIN}}{R_L} \right) \times \frac{t}{T_{dvdt}}$$

(7)

Average energy loss due in FET during charging time due to resistive load is given by:

$$W_{Tdvdt} = \int_0^{Tdvdt} V_{VIN} \times \left(1 - \frac{t}{T_{dvdt}}\right) \times \left(\frac{V_{VIN}}{R_L} \times \frac{t}{T_{dvdt}} \right) dt$$

(8)

Figure 55. Start-up Waveform with Load (2.5W)

Figure 56. P$_{DISS}$ During Start-up with Load

Linearizing the parabolic equation and representing as triangle, the average power loss is:

$$P_{DISS\_LOAD} = \left(\frac{1}{6}\right) \times \frac{V_{VIN}^2}{R_L}$$

(9)

Total power dissipated in the device during startup is:

$$P_{STARTUP} = P_{INRUSH} + P_{DISS\_LOAD}$$

(10)

Total current during startup is given by:

$$I_{STARTUP} = I_{INRUSH} + I_{LOAD}(t)$$

(11)

If $I_{STARTUP} > I_{LIM}$, the device limits the current to I_{LIM} and the minimum charging time is determined by:

$$T_{dvdt\_min} = C_{OUT} \times \frac{V_{VIN}}{I_{LIM}}$$

(12)

Power dissipation for a selected start-up time should not exceed the limits shown in below plots as shaded area. Typical curves for no load and load are shown in Figure 57 and Figure 58.

Figure 57. I$_{INRUSH}$ SOA Variation with C$_{OUT}$ and T$_{dvdt}$ (NO Load)

Figure 58. I$_{INRUSH}$ SOA Variation with C$_{OUT}$ and T$_{dvdt}$ (with Load)

Product Folder Links: TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA

TPS2592AA, TPS2592AL
TPS2592BA, TPS2592BL
TPS2592ZA

TEXAS
INSTRUMENTS

SLVSC11B –JUNE 2013–REVISED NOVEMBER 2013

www.ti.com

Example:

V_{VIN} = 12V, C_{OUT} = 470uF, and Load: R_L = 12Ω

As a first choice, let C_{EXT} = C_{dVdT} = 3.3nF:

$$T_{dvdt} = 10^6 \times 12 \times (100pF + 70pF) = 2.04\,ms \tag{13}$$

$$I_{INRUSH} = (470 \times 10^{-6}) \times \left(\frac{12}{2.04 \times 10^{-3}}\right) = 2.764\,A \tag{14}$$

$$P_{INRUSH} = 0.5 \times 12 \times 2.764 = 16.584\,W \tag{15}$$

$$P_{DISS\_LOAD} = \left(\frac{1}{6}\right) \times \left(\frac{(12 \times 12)}{3}\right) = 2.00\,W \tag{16}$$

$$P_{STARTUP} = (16.584 + 2.00) = 18.84\,W \tag{17}$$

The power dissipated is well above the shaded area of power dissipation graph; to have safe operating power area, increase the capacitance

As a second choice, let C_{EXT} = C_{dVdT} = 0.47 nF:

$$T_{dvdt} = 10^6 \times 12 \times (470pF + 70pF) = 6.48\,ms \tag{18}$$

$$I_{INRUSH} = (470 \times 10^{(-6)}) \times \left(\frac{12}{6.48 \times 10^{(-3)}}\right) = 0.87\,A \tag{19}$$

$$P_{INRUSH} = 0.5 \times 12 \times 0.87 = 5.22\,W \tag{20}$$

$$P_{DISS\_LOAD} = \left(\frac{1}{6}\right) \times \left(\frac{(12 \times 12)}{12}\right) = 2.00\,W \tag{21}$$

$$P_{STARTUP} = (5.22 + 2.00) = 7.22\,W \tag{22}$$

The power dissipated is well below the shaded area of the power dissipation graph. The following table illustrates the acceptability for different C_{dVdT} capacitances.

Capacitance C_{dVdT} (nF)	0.10	0.47	3.30	27.0
Charging Time T_{dvdt} (ms)	2.0	6.5	40.5	325
Power Dissipation (W)	18.84	7.22	2.84	2.10
Limits	Not OK	OK	OK	Not OK

Product Folder Links: *TPS2592AA TPS2592AL TPS2592BA TPS2592BL TPS2592ZA*

REVISION HISTORY

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2592AADRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AA	Samples
TPS2592AADRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AA	Samples
TPS2592ALDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AL	Samples
TPS2592ALDRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AL	Samples
TPS2592BADRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592BA	Samples
TPS2592BADRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592BA	Samples
TPS2592BLDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592BL	Samples
TPS2592BLDRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592BL	Samples
TPS2592ZADRCR	PREVIEW	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592ZA	
TPS2592ZADRCT	PREVIEW	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592ZA	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2592AADRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592AADRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592ALDRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592ALDRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592BADRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592BADRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592BLDRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592BLDRCT	SON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2592AADRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS2592AADRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS2592ALDRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS2592ALDRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS2592BADRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS2592BADRCT	SON	DRC	10	250	210.0	185.0	35.0
TPS2592BLDRCR	SON	DRC	10	3000	367.0	367.0	35.0
TPS2592BLDRCT	SON	DRC	10	250	210.0	185.0	35.0

DRC (S−PVSON−N10)   PLASTIC SMALL OUTLINE NO−LEAD

$\frac{3,10}{2,90}$ [A]

[B]

$\frac{3,10}{2,90}$

PIN 1 INDEX AREA
TOP AND BOTTOM

$\frac{1,00}{0,80}$

0,20 REF.

[△] 0,08

SEATING PLANE

$\frac{0,05}{0,00}$

[C]

10X $\frac{0,50}{0,30}$

0,50

1   5

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

10   6

10X $\frac{0,30}{0,18}$

⊕	0,10 Ⓜ C A B
	0,05 Ⓜ C

4204102−3/L 09/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
B. This drawing is subject to change without notice.
C. Small Outline No−Lead (SON) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
and dimensions, if present

TEXAS
INSTRUMENTS
www.ti.com

DRC (S−PVSON−N10)   PLASTIC SMALL OUTLINE NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

2x 0,30

PIN 1 INDICATOR
C 0,30

1   5

Exposed Thermal Pad

0,23 4 Places

1,65 ±0,10

0,50

10   6

2,40±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206565−3/S 07/13

NOTE: A.   All linear dimensions are in millimeters

DRC (S−PVSON−N10)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

Note D

8x0,5

3,8 2,1 1,65

2,40

Example Stencil Design
(Note E)

8x0,5

4x0,26
4x1,38
2x0,22
4X
0,5

2,15 3,75

2x0,22
0,25

4x0,68
4x1,05

10x0,8
10x0,23

72% solder coverage on center pad

Non Solder Mask
Defined Pad

R0,14
0,08
Solder Mask Opening
(Note F)

0,85
0,07
All around
0,28
Pad Geometry
(Note C)

Exposed Pad Geometry

5xØ0,3
4x0,28

0,5
1,0
0,5

0,75
4x
0,7
1,5

4206987−2/L 08/13

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat−Pack
            Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout. These documents are available at
            www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated