Getting Started with the Kintex-7 FPGA KC705 Embedded Kit

UG913 (v1.2.1) November 27, 2012

This document applies to the following software versions: ISE Design Suite 13.4 to 14.3



XPN 0402910-02



Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

© Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Revision History

Date	Version	Revision
05/23/12	1.0	Initial Xilinx release.
05/31/12	1.0.1	Updated PDF document properties.
08/16/12	1.1	Replaced ISE software with Xilinx Design Tools throughout. Added Vivado tools to KC705 Embedded Kit Contents, page 5. Updated URL for Kintex-7 FPGA embedded kit in What's Available Online, page 6. Updated Figure 1-1, Figure 1-4, Figure 1-5, Figure 1-7, and Figure 1-8. Updated steps in Running the Video Demonstration, page 9. Updated Next Steps, page 15. Updated Table 1-1. Added Documentation, page 16. Updated title of Appendix C, Installation and Licensing of Xilinx Design Tools.
10/31/12	1.2	Removed mention of flash drives throughout. Added jumper settings to step 1 of Video Demonstration Hardware Setup Instructions, page 8. In step 3 of Running the Video Demonstration, page 9, changed 14.1 to 14.x.
11/27/12	1.2.1	Updated XPN number on the title page.

The following table shows the revision history for this document.

Revision History
Chapter 1: Getting Started with the Kintex-7 FPGA KC705 Embedded Kit
Introduction
KC705 Embedded Kit Contents 5
Getting Started with the Video Demonstration
Running the Video Demonstration
Next Steps
Appendix A: Additional Resources Xilinx Resources
Appendix B: Communicating with the KC705 USB-UART
Appendix C: Installation and Licensing of Xilinx Design Tools Getting Help and Support
Appendix D: Warranty





Chapter 1

Getting Started with the Kintex-7 FPGA KC705 Embedded Kit

Introduction

The Kintex®-7 FPGA embedded kit conveniently delivers the key components of the Xilinx® Embedded Targeted Design Platform (TDP) required for developing embedded software and hardware in a wide range of applications in the broadcast, industrial, medical, and aerospace and defense markets. For software developers, a familiar Eclipse-based integrated development environment (IDE), GNU tools, operating systems, libraries, and a pre-verified reference design enables them to start programming right away. Similarly, hardware designers now have immediate access to a pre-integrated MicroBlazeTM processor subsystem that includes the most commonly used peripheral IP cores, enabling the designers to begin at once developing their custom logic.

This getting started guide identifies the steps required to set up the KC705 board and run the out-of-box video demonstration, which illustrates the flexibility and capability of a MicroBlaze processor subsystem for embedded design. If the Xilinx Design Tools have not already been installed, the user is directed through the steps to install the software, get updates, and generate a license.

KC705 Embedded Kit Contents

What's Inside the Box

- KC705 evaluation board featuring the XC7K325T-2FFG900C FPGA
- USB cables, Ethernet cable, and universal power supply
- SD card
- Xilinx Design Tools (device-locked for the XC7K325T-2FFG900C FPGA) which includes:
 - ISE® Foundation with ISE Simulator
 - PlanAheadTM and VivadoTM design tools
 - Embedded Development Kit (EDK)
 - Xilinx Platform Studio (XPS)
 - Software Development Kit (SDK)
 - ChipScope[™] Pro logic analyzer
- Documentation:
 - DS669, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet

- UG913, Getting Started with the Kintex-7 FPGA KC705 Embedded Kit
- UG914, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Hardware Tutorial
- UG915, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial
- Reference designs and demonstrations:
 - BIST MicroBlaze processor subsystem
 - Web server-based multi video streams demonstration system

What's Available Online

- License for ISE Design Suite: Embedded Edition:
 - <u>http://www.xilinx.com/support/licensing_solution_center.htm</u>
 - <u>http://www.xilinx.com/tools/faq.htm</u>
- Embedded kit home page with documentation and reference designs:
 - http://www.xilinx.com/products/boards-and-kits/DK-K7-EMBD-G.htm
- Technical support:
 - http://www.xilinx.com/support

Getting Started with the Video Demonstration

This Kintex-7 FPGA embedded kit comes with a video demonstration available on the embedded kit home page. This demonstration can be run before installing any additional tools to get an overview of the features of the KC705 evaluation board using a MicroBlaze processor subsystem in the Kintex-7 (XC7K325T-FF900-2) FPGA.

Processor System Used for the Video Demonstration

The provided video demonstration uses a pre-built Kintex-7 FPGA design (Figure 1-1) with these features:

- MicroBlaze processor
- External DDR3 SDRAM interface
- External flash memory interface
- On-chip memory (block RAM)
- Integrated Tri-Mode Ethernet MAC
- UART (connected from the KC705 board via the USB-UART connector)
- Interrupt controller (Intc) and timer
- GPIO (LCD, LEDs, buttons, switches, and rotary)
- Software-configurable XADC block




Figure 1-1: Kintex-7 FPGA Video Demonstration System

Video Demonstration Hardware

The following hardware is provided with the evaluation kit:

- KC705 evaluation board with the Kintex-7 XC7K325T-2FFG900C device
- USB-to-Mini-B cable (for UART)
- AC power adapter (12V DC)
- Digilent USB cable (for JTAG)

The following prerequisites are not provided with the evaluation kit:

- One external monitor capable of displaying 1080p video through high-definition multimedia interface (HDMI) or digital visual interface (DVI)
- One HDMI-HDMI or HDMI-DVI cable
- A host PC with TeraTerm Pro terminal program
- Adobe SVG plug-in for Internet Explorer

Video Demonstration Hardware Setup Instructions

- 1. This demonstration requires default switch and jumper settings on the KC705 board. For more information on the default switch settings, refer to the "Hardware Test Board Setup Requirements" section of <u>UG883</u>, *Kintex-7 FPGA KC705 Evaluation Kit Getting Started Guide*. Ensure the following jumper settings for the video demonstration:
 - Jumper 28: Short pins 2 and 3
 - Jumper 27: Short pins 2 and 3
 - Jumper 29: Short pins 2 and 3
 - Jumper 30: Short pins 2 and 3
 - Jumper 48: Short pins 2 and 3
 - Jumper 69: Short pins 1 and 2
 - Jumper 47: Short pins 1 and 1
 - Jumper 32: Short pins 5 and 6
- 2. Connect the KC705 board, HDMI cables, display monitor, Ethernet cable, and USB cables as shown in Figure 1-2.




Figure 1-2: Kintex-7 FPGA Video Demonstration Hardware Setup

3. Set the IP address of the host PC to 192.168.1.100. Return the IP address of the PC back to its original setting after running the demonstration.

Note: The demonstration uses a hard-coded MAC address and a fixed IP address of 192.168.1.10 and does not connect to the regular LAN network using DHCP. Do not connect more than one board to the same network segment.

Running the Video Demonstration

To run the video demonstration, copy and unzip the demonstration package files from the Web to the host machine and follow these steps:

- 1. If the KC705 board is not already powered on, plug in the power adapter to local AC power. Plug the 12V power cable into the board connector on J49. Turn on the power by switching the SW15 to the ON position.
- 2. Open and configure a serial communications terminal utility program with these settings:
 - Baud Rate: 9600
 - Data: **8 bit**
 - Parity: None
 - Stop: 1 bit
 - Flow Control: None

Note: Refer to Appendix B, Communicating with the KC705 USB-UART for setting up the UART communication.

3. Open a command shell with the Xilinx Design tools environment settings. Refer to Appendix C, Installation and Licensing of Xilinx Design Tools for Xilinx tool chain installation and licensing help.

Note: To set environment variables, run the settings32.bat file located in the Xilinx
installation area. At the command prompt, type
C:\Xilinx\14.x\ISE_DS\settings32.bat (for Windows XP) or
C:\Xilinx\14.x\ISE_DS\settings64.bat (for Windows 7) and press Enter.

4. Go to the unzipped directory of the demonstration package and execute these commands to download the design and connect to the MicroBlaze processor:

\$ cd KC705_Embedded_Kit/Video_Demo/ready_for_download

\$ xmd

XMD% fpga -f download.bit

This command downloads the hardware bitstream into the FPGA but does not download the software application:

XMD% connect mb mdm

This command connects to the MicroBlaze processor debug module:

XMD% dow Video_Demo.elf

XMD% con

5. The UART output should be as shown in Figure 1-3.

COM9:9600baud - Tera Term VT	
File Edit Setup Control Window Help	
ain ***********************************	*
initializing MFS at 0x8F1A3E64 Jone. Filename is index.html let 1 In get_dir_ent_base	
index.html index.html Jase 20 Jocated index.html init_platform done. cilkernel_init initialize LWIP create network_thread	
lwIP Socket Mode Demo Application Joard IP: 192.168.1.10 Hetmask : 255.255.255.0 Jateway : 192.168.1.1	
Server Port Connect With.	
http server 80 Point your web browser to <u>http://192.168.1.10</u> nuto-negotiated link speed: 1000	
logiCVC initialization: ************************************	
lorizontalRes = 1920, RowStride = 2048 LogiCVC 0 initialised successfully! Jalue into sample rate: 0xBEBC200 pawned perfmon thread successfully spawned video patterns thread successfully	
	UG913 c1 03 0503

Figure 1-3: Video Demonstration UART Output

6. Open a Web browser on the host computer and set the URL to 192.168.1.10. The Web page shown in Figure 1-4 should be displayed. The page uses JavaScript, so the browser must have JavaScript enabled.

Note: If using Internet Explorer, the Adobe SVG viewer plug-in or a similar plug-in that enables viewing of SVG files must be installed to view the graph. This demonstration is tested with Internet Explorer 8 on a Windows XP machine.

🔊 🗢 🙋 http://192.168.1.10/			
<u> </u>		💌 🛃 🔀 Bing	\$
Edit View Favorites Tools Help			
vorites 🛛 👍 🔁 Suggested Sites 🔹 🖉 F	ree Hotmail 👂 Upgrade Your Browser 🔹		
inx: Xilkernel Demonstration over WebServer		🟠 🔹 🔝 🐇 🔤 Age 🔹 Safety 🔹	Tools - 🙆
			- •
Kintex-7 Embedded TRD	- Video Demonstration over WebServer		
into your software applica	tion. A Web server provides a method to monitor the	ng the lwIP networking stack, a Web server can be easily embedd embedded platform via an Internet browser. This example webpagg itates to select the Video streams, Fatterns, start and view it:	e
option. This selected opti DEFAULT: Live video NO.	eo streams, in that 2 are always test patterns. Othe on is applied to "Stream0, Stream1" in Video Selecti ensure the FMC cards are plugged in and video source		o"
VIDEO CONTROL PANEL	PERFORMANCE	and HEALTH MONITORS	
LIVE VIDEO Ves	RED Plot : Read Performance (Giga bits per second) BLUE Plot : Write Performance (Giga bits per second) 23	onchip temperature (°C) 1391 120 110 100 60 60 60 60 60 60 60 60 60 60 60 60 6	
No STREAM SELECTION Full Stream 0 Full Stream 1 Scaled Stream 0 Scaled Stream 1 Scaled Stream 2 Scaled Stream 3 All Scaled streams	14 13 12 11 10 9 6 6 6 6 7 11 12 13 14 10 9 8 10 9 11 12 13 14 15 16 17 18 19 10	RED Plot: onchip voltage (V _{CC INT}) BLUE Plot: onchip aux voltage (V _{CC AUX})	
STREAM SELECTION Full Stream 0 Full Stream 1 Scaled Stream 0 Scaled Stream 1 Scaled Stream 2 Scaled Stream 3	13 12 11 10 9 8 7 8 6 5 4 3 2 1	RED Plot: onchip voltage (V _{CC INT}) BLUE Plot: onchip aux voltage (V _{CC AUX}) 6 5 4 3 2	

Figure 1-4: Initial Video Demonstration Web Page

- 7. In the video demonstration Web page, make the following selections as shown in Figure 1-5:
 - Live Video: No
 - Stream Selection: All Scaled streams
- 8. The selected options take effect automatically. The performance, temperature, and voltage graphs are also plotted on the Web page (Figure 1-5).

x: XilKernel Demonstration over	WebServer - Windows Internet Explorer		
http://192.168.1.10/		🔮 🐓 🗙 🔽 Bing	
dit <u>V</u> iew F <u>a</u> vorites <u>T</u> ools <u>H</u> elp			
rites 🛛 👍 🔁 Suggested Sites 🝷 🖉	Free Hotmail 🙋 Upgrade Your Browser 🔹		
: Xilkernel Demonstration over WebServe		🟠 👻 🔝 🐇 🖃 🛻 👻 Page 👻 Safety 👻 Too	ls • 🌘
XILINX°			
Kintex-7 Embedded TRI) - Video Demonstration over WebServer		
	ation of Embedded Web server created using lwIP. Using the lwIP ation. A Web server provides a method to monitor the embedded pl		
	O TESTS execute over a webserver. This webpage facilitates to se		
result graphically.			
This system supports 4 vi	deo streams, in that 2 are always test patterns. Other 2 are eit	ther Live Video or Test Patterns based on "Live Video"	
option. This selected opt	ion is applied to "Stream0, Stream1" in Video Selection menu.		
DEFAULT: Live video NO. Before select Live video.	ensure the FMC cards are plugged in and video sources are conne	ected.	
VIDEO CONTROL PANEL	PERFORMANCE and HEALTH I	MONITORS	
	RED Plot : Read Performance (Giga bits per second) BLUE Plot : Write Performance (Giga bits per second)		
	↑	onchip temperature (°C)	
-	23	130*****	
	22	110-	
	20	100-	
	19	90	
the second se	17	70	
LIVE VIDEO	18	60 -	
Yes	14 -	50	
● No	13	40	
	11		
TREAM SELECTION	9		
 Full Stream 0 Full Stream 1 	8	RED Plot: onchip voltage (V _{CC INT})	
 Full Stream 1 Scaled Stream 0 	6	BLUE Plot: onchip aux voltage (V _{CC AUX})	
	5	↑	
Scaled Stream 1			
 Scaled Stream 1 Scaled Stream 2 	4	6 -	
		5	
Scaled Stream 2	3		
 Scaled Stream 2 Scaled Stream 3 All Scaled streams 	3 2 1	5 - - - - - - - - - -	
 Scaled Stream 2 Scaled Stream 3 All Scaled streams PATTERN SELECTION 		→ 4 3	
 Scaled Stream 2 Scaled Stream 3 All Scaled streams PATTERN SELECTION Alpha Blends 	3 2 1	→ 3	
 Scaled Stream 2 Scaled Stream 3 All Scaled streams PATTERN SELECTION 	3 2 1 0 Read Performance Data Write Performance Data		
 Scaled Stream 2 Scaled Stream 3 All Scaled streams PATTERN SELECTION Alpha Blends 	Best Performance Data Write Performance Data .340,11.332,11.365,11.338,11.3 (17.736, 18.181, 17.688, 17.736, 18.181, 17.688, 17.736, 18.181, 17.688, 17.736, 18.181, 17.688, 17.736, 18.181, 17.688, 17.736, 18.181, 17.688, 17.736, 18.181, 17.688, 18.181, 17.688, 18.181, 18.181, 17.688, 18.181, 18.18		
 Scaled Stream 2 Scaled Stream 3 All Scaled streams PATTERN SELECTION Alpha Blends Move around 	3 1 1 0 Read Performance Data Write Performance Data .340,11.332,11.365,11.338,11.3 17.736, 18.181, 17.688,		
 Scaled Stream 2 Scaled Stream 3 All Scaled streams PATTERN SELECTION Alpha Blends 	3 1 1 0 Read Performance Data Write Performance Data .340,11.332,11.365,11.338,11.3 17.736, 18.181, 17.688,		
 Scaled Stream 2 Scaled Stream 3 All Scaled streams PATTERN SELECTION Alpha Blends Move around 	3 1 1 0 Read Performance Data Write Performance Data .340,11.332,11.365,11.338,11.3 17.736, 18.181, 17.688,		

Figure 1-5: Video Demonstration Web Page with Data Plotted




Figure 1-6 shows the output display for the selections made in step 7.

Figure 1-6: Output Video Display

The Web browser receives one packet of results at a time. This packet contain five results:

- Read throughput (Gb/s)
- Write throughput (Gb/s)
- On-chip temperature (°C)
- On-chip V_{CCINT} voltage (V)
- On-chip V_{CCAUX} voltage (V)

JavaScript is used to convert these results into coordinates and update the graphs. The graphs update every time a new data packet is received. The graph holds a maximum of 12 data points at a time. After the maximum has been reached, the oldest data point is dropped and the newest data point is added.

9. Repeat step 7 and step 8 to explore different VIDEO DEMO TESTS options by changing the selections mentioned in step 7.

Running BIST tests


10. A Web server-based BIST demonstration can also be run on the same hardware to test different peripherals. Enter these commands at the XMD prompt to run the BIST demonstration:

XMD% stop

XMD% dow ../../KC705_System/ready_for_download/ board_test_app_Webserver.elf

XMD% con

11. Reload the Web page with the same URL (192.168.1.10). The Web page should appear as shown in Figure 1-7.



UG913_c1_07_080912

Figure 1-7: BIST Demonstration Web Page with DDR3 test results

12. The left side of the Web page has different options for selecting the type of test to run on the hardware. For running any test, click on the radio button corresponding to the test. The bottom of the Web page has a messaging section that displays the results of the tests.

The Video and BIST demonstrations using the KC705 board are complete. Because a fully configured MicroBlaze processor subsystem has been provided, the user can start developing embedded applications. Because an FPGA is being used, the processor subsystem can also be fully customized. To do this, the Xilinx Design Tools and the USB-UART driver must be installed on the computer (see Appendix C, Installation and Licensing of Xilinx Design Tools).

Next Steps

After running through an FPGA-based embedded processor demonstration and installing the Xilinx Design Tools, the user is ready to create custom embedded systems for the Kintex-7 XC7K325T FPGA.

Figure 1-8 is a snapshot of the directory structure in the KC705_Embedded_Kit folder from the Kintex-7 FPGA KC705 Embedded Kit page: <u>http://www.xilinx.com/products/boards-and-kits/DK-K7-EMBD-G.htm</u>. Xilinx recommends saving the files downloaded from this URL to a working area on the user's host computer.

Note: There should be no spaces in the path name of the working area on the host computer.




Figure 1-8: KC705 Embedded Kit Directory Structure

The KC705_Embedded_Kit directories and their content are explained in Table 1-1.

Table 1-1: KC705 Embedded Kit Directory Structure Contents

Directory	Purpose
Documentation	Includes the data sheet, tutorials, and other supporting documentation provided with this embedded kit.
KC705_System	BIST MicroBlaze processor subsystem including the software applications and platforms.
Video_Demo	BIST MicroBlaze processor subsystem along with the cores for the video demonstration. Source files for the video demonstration are included here.
Tutorial_Sandbox	Working directory to use for executing the hardware and software tutorials. The tutorials should be performed in this directory.
Tutorial_Completed	Final state of the files after the hardware and software tutorials have been completed.

www.xilinx.com

Reference Designs

MicroBlaze Processor BIST Subsystem

- KC705_System
 - This is the base MicroBlaze processor subsystem including the software applications and platforms.

MicroBlaze Processor Video Subsystem

- Video_Demo
 - This is the MicroBlaze processor subsystem with the video cores that were run as the power-on demonstration. Source files for the demonstration including the software application and platform are included here.

Documentation

• <u>DS669</u>, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Data Sheet

Documentation\ds669-axi-interface-kc705-microblaze-processor.pdf

Detailed data sheet documentation of the MicroBlaze processor subsystem, including block diagram, address map, and system configuration.

• <u>UG914</u>, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Hardware Tutorial

Documentation\ug914-KC705-embed-kit-microblaze-processor-subsys-hw-tutor.pdf

This tutorial guides the user through the steps to open the MicroBlaze processor subsystem using XPS and add the cores necessary for measuring DDR3 throughput to recreate the out-of-the-box embedded kit demonstration.

• <u>UG915</u>, AXI Interface Based KC705 Embedded Kit MicroBlaze Processor Subsystem Software Tutorial

Documentation/ug915-axi-interface-kc705-microblaze-software-tutorial.pdf

This tutorial guides the user through the steps to begin software development using SDK (Eclipse IDE) and the MicroBlaze processor subsystem. The software tutorial shows the user how to create stand-alone (no OS) programs from simple Hello World designs to a more complex board test program. The tutorial also describes the software for the video demonstration that is included with the embedded kit.



Appendix A

Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

http://www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:

http://www.xilinx.com/support/documentation/sw_manuals/glossary.pdf.





Appendix B

Communicating with the KC705 USB-UART

This appendix explains the procedure for setting up UART communication between the KC705 board and the host machine.

Installing the USB-UART driver

- Execute the installer for the Silicon Labs USB-UART virtual COM port (VCP) driver from the Drivers_and_Tools folder in the package downloaded from the embedded kit home page: Drivers_and_Tools\CP210x_VCP_Win2K_XP_S2K3.exe.
- 2. Follow the installer instructions. Restart the computer when instructed to do so.


Connecting to the KC705 UART

- 3. Connect a USB Type-A to Mini-B 5-pin cable between the KC705 USB-UART connector (J21) and the host computer.
- 4. Power on the KC705 evaluation board if it is not already powered on.

Configuring the Host Computer

- 5. Right-click on **My Computer** and select **Properties**. Select the **Hardware** tab. Click on **Device Manager**.
- 6. Expand the **Ports (COM & LPT)** entry as shown in Figure B-1. This shows the COM port assigned to the **Silicon Labs CP210x USB to UART Bridge**. This is the COM port to use in the serial communications program.

Note: The COM port setting for the user system might be different from the one shown in Figure B-1.



UG913_aB_08_050212

Figure B-1: Silicon Labs USB to UART Bridge Properties

www.xilinx.com

If the Silicon Labs CP210x USB to UART bridge does not appear in the Ports list, a reboot of the computer might be required. After rebooting, repeat step 5 and step 6.

- 7. If using TeraTerm as the serial communications utility program, right-click on the **Silicon Labs CP210x USB to UART bridge** and select **Properties**.
 - a. Click on the **Port Settings** tab and then click **Advanced**.
 - b. Set the COM port to an open COM port setting from COM1 to COM4. The COM port setting for the user system might be different from the one shown in Figure B-2.

-J Intel(R) Remote PC Assist Technol				
 Silcon Labs CP210x USB to UART E Processors Sound, video and game controllers Storage volumes 	Update Driver Disable Uninstal			
System devices	Scan for hardware changes			
anced Settings for COM11	oetible UART)			[
anced Settings for COM11	transfer to			ОК
anced Settings for CDM11	tion problems.			Cano
anced Settings for COH11 Use FIFO buffers (requires 16550 com Select lower settings to correct connec	tion problems.	-) High (14)	(14)	



8. Click **OK** to exit all open windows.

The Silicon Labs USB-UART VCP driver is now installed.



Appendix C

Installation and Licensing of Xilinx Design Tools

This KC705 embedded kit comes with entitlement to a full set of the Xilinx Design Tools that is device locked to the Kintex-7 XC7K325T device. This software can be installed from the DVD, or the Web installer can be downloaded from http://www.xilinx.com/support/download/index.htm.

For detailed information on licensing and installation, refer to <u>UG798</u>, Xilinx Design Tools: Installation and Licensing Guide.

Getting Help and Support

For questions regarding products within your product entitlement account, send an e-mail message to your regional customer service representative:

- Canada, USA, and South America: <u>isscs_cases@xilinx.com</u>
- Europe, Middle East, and Africa: <u>eucases@xilinx.com</u>
- Asia Pacific including Japan: <u>apaccase@xilinx.com</u>

For technical support including the installation and use of your product license file, you may contact Xilinx Online Technical Support at <u>www.support.xilinx.com</u>. On this site you will also find the following resources for assistance:

- Software, IP, and documentation updates
- Access to technical support web tools
- Searchable answer database with over 4,000 solutions
- User forums
- Training in the form of select instructor-led classes and recorded e-learning options





Appendix D

Warranty

THIS LIMITED WARRANTY applies solely to standard hardware development boards and standard hardware programming cables manufactured by or on behalf of Xilinx ("Development Systems"). Subject to the limitations herein, Xilinx warrants that Development Systems, when delivered by Xilinx or its authorized distributor, for ninety (90) days following the delivery date, will be free from defects in material and workmanship and will substantially conform to Xilinx publicly available specifications for such products in effect at the time of delivery. This limited warranty excludes: (i) engineering samples or beta versions of Development Systems (which are provided "AS-IS" without warranty); (ii) design defects or errors known as "errata"; (iii) Development Systems procured through unauthorized third parties; and (iv) Development Systems that have been subject to misuse, mishandling, accident, alteration, neglect, unauthorized repair or installation. Furthermore, this limited warranty shall not apply to the use of covered products in an application or environment that is not within Xilinx specifications or in the event of any act, error, neglect or default of Customer. For any breach by Xilinx of this limited warranty, the exclusive remedy of Customer and the sole liability of Xilinx shall be, at the option of Xilinx, to replace or repair the affected products, or to refund to Customer the price of the affected products. The availability of replacement products is subject to product discontinuation policies at Xilinx. Customer may not return product without first obtaining a customer return material authorization (RMA) number from Xilinx.

THE WARRANTIES SET FORTH HEREIN ARE EXCLUSIVE. XILINX DISCLAIMS ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, AND ANY WARRANTY THAT MAY ARISE FROM COURSE OF DEALING, COURSE OF PERFORMANCE, OR USAGE OF TRADE. (2008.10)



Do not throw Xilinx products marked with the "crossed out wheelie bin" in the trash. Directive 2002/96/EC on waste electrical and electronic equipment (WEEE) requires the separate collection of WEEE. Your cooperation is essential in ensuring the proper management of WEEE and the protection of the environment and human health from potential effects arising from the presence of hazardous substances in WEEE. Return the marked products to Xilinx for proper disposal. Further information and instructions for free-of-charge return available at: <u>http://www.xilinx.com/ehs/weee.htm</u>.

