

Applications

- Low voltage, high density systems with Intermediate Bus Architectures (IBA)
- Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessors
- Desktops, servers, and portable computing
- Broadband, networking, optical, and communications systems

Benefits

- One part that covers many applications
- Reduces board space, system cost and complexity, and time to market

Description

Power-One's point-of-load converters are recommended for use with regulated bus converters in an Intermediate Bus Architecture (IBA). The YEVO9T20-0 non-isolated DC-DC point of load (POL) converter delivers up to 20A of output current in an industry-standard single-in-line (SIP) through-hole package. The YEVO9T20-0 POL converter is an ideal choice for Intermediate Bus Architectures where point of load conversion is a requirement.

Operating from a 4.5-13.8V input the POL converter provides an extremely tightly regulated programmable output voltage of 0.59V to 5.1V. The POL converter offers exceptional thermal performance, even in high temperature environments with minimal airflow. This performance is accomplished through the use of advanced circuit solutions, packaging and processing techniques. The resulting design possesses ultra-high efficiency, excellent thermal management, and a slim body profile that minimizes impedance to system airflow, thus enhancing cooling for both upstream and downstream devices. The use of automation for assembly, coupled with advanced power electronics and thermal design, results in a product with extremely high reliability.

Features

- RoHS lead free and lead-solder-exempt products are available
- High efficiency synchronous buck topology
- Low noise fixed frequency operation
- Wide input voltage range: 4.5V–13.8V
- High continuous output current: 20A
- Programmable output voltage range: 0.59V–5.1V
- Overcurrent, and output overvoltage protections with automatic restart
- Remote differential output voltage sense
- Power Good signal
- Enable input
- Start up into prebiased load
- No minimum load requirements
- High MTBF of 64 million hours
- Industry standard size through-hole single-in-line package and pinout
 - 1.45"x0.34" (36.8mm x 8.6mm)
- Low height of 0.61" (15.5mm)
- Wide operating temperature range: 0 to 70°C
- UL94 V-0 flammability rating
- UL60950, CSA C22.2 No. 60950-00, and TUV EN60950-1:2001

1. Ordering Information

YE	V	09	T	20	-	0	z
Product Family	Profile	Input Voltage	PCB Mounting	Output Current	Dash	ON/OFF Logic	RoHS compliance
POL Converter	Vertical	4.5V to 13.8V	Through-hole	20A		True High Logic: POL is ON when the ON/OFF pin is high	No suffix - RoHS compliant with Pb solder exemption ¹ G - RoHS compliant for all six substances

¹ The solder exemption refers to all the restricted materials except lead in solder. These materials are Cadmium (Cd), Hexavalent chromium (Cr6+), Mercury (Hg), Polybrominated biphenyls (PBB), Polybrominated diphenylethers (PBDE), and Lead (Pb) used anywhere except in solder.

Example: **YEVO9T20-0G**: YEVO9T20-0 POL converter with lead-free solder.

2. Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the converter.

Parameter	Conditions/Description	Min	Max	Units
Input Voltage	Continuous	-0.3	15	VDC
Ambient Temperature Range	Operating	0	70	°C
Storage Temperature (Ts)		-55	125	°C
Case Temperature (Tc)	Measured on MOSFETs Q107/Q120		125	°C

3. Environmental and Mechanical Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Weight			7		grams
MTBF	Calculated Per Telcordia Technologies SR-332, Method I Case 1, 50% electrical stress, 40°C ambient temperature		64		MHrs
Lead Plating	YEVO9T20-0 and YEVO9T20-0G	100% Matte Tin			

4. Electrical Specifications

Specifications apply at the input voltage from 4.5V to 13.8V, output load from 0 to 20A, output voltage from 0.59V to 5.1V, 22 μ F external output capacitor, and ambient temperature from 0°C to 70°C unless otherwise noted.

4.1 Input Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Input voltage (V_{IN})	$0.59V \leq V_{OUT} \leq 3.63V$ $3.64V \leq V_{OUT} \leq 5.1V$	4.5 6.5	12 12	13.8 13.8	VDC
Undervoltage Lockout Turn On Threshold	Input Voltage Ramping Up	4.1	4.3	4.5	VDC
Undervoltage Lockout Turn Off Threshold	Input Voltage Ramping Down	3.9	4.1	4.3	VDC
Standby Input Current	$V_{IN}=12V$, POL is disabled via ON/OFF		20		mADC
Input Reflected Ripple Current Peak-to-Peak	BW=5MHz to 20MHz, $L_{SOURCE}=1\mu H$, See Figure 22 for setup		60		mA

4.2 Output Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Output Voltage Range (V_{OUT})	Programmable with a resistor between TRIM and GND pins	0.59		5.1	VDC
Output Voltage Setpoint Accuracy, $V_{OUT} \geq 1V$	$V_{IN}=12V$, $I_{OUT}=I_{OUT MAX}$, 0.1% trim resistor, room temperature	-1.0		1.0	% V_{OUT}
Output Voltage Setpoint Accuracy, $V_{OUT} < 1V$	$V_{IN}=12V$, $I_{OUT}=I_{OUT MAX}$, 0.1% trim resistor, room temperature	-10		10	mVDC
Line Regulation, $V_{OUT} \geq 2.5V$	$V_{IN MIN}$ to $V_{IN MAX}$			0.2	% V_{OUT}
Load Regulation, $V_{OUT} \geq 2.5V$	0 to $I_{OUT MAX}$			0.4	% V_{OUT}
Line Regulation, $V_{OUT} < 2.5V$	$V_{IN MIN}$ to $V_{IN MAX}$			5	mVDC
Load Regulation, $V_{OUT} < 2.5V$	0 to $I_{OUT MAX}$			10	mVDC
Output Voltage Regulation	Over operating input voltage, resistive load, and temperature conditions until the end of life	-2.0		2.0	% V_{OUT}
Output Voltage Peak-to-Peak Ripple and Noise, BW=20MHz, Full Load	$V_{IN}=12V$, $V_{OUT}=1.2V$ $V_{IN}=12V$, $V_{OUT}=3.3V$ $V_{IN}=12V$, $V_{OUT}=5.0V$		10 15 20	25 40 50	mV mV mV
Dynamic Regulation Peak Deviation Settling Time	$V_{IN}=12V$, $V_{OUT}=3.3V$ 50 - 10% load step, Slew rate 1A/ μ s, to 10% of peak deviation		200 50	250 200	mV μ s
Efficiency $V_{IN}=12V$ Full Load Room temperature	$V_{OUT}=0.6V$ $V_{OUT}=0.8V$ $V_{OUT}=1.2V$ $V_{OUT}=1.5V$ $V_{OUT}=1.8V$ $V_{OUT}=2.5V$ $V_{OUT}=3.3V$ $V_{OUT}=5.0V$		74 80 84 85 87 91 93 94		% % % % % % % %
Switching Frequency			500		kHz

Parameter	Conditions/Description	Min	Nom	Max	Units
Output Current (I_{OUT})	$V_{IN\ MIN}$ to $V_{IN\ MAX}$	0		20	ADC
Turn-On Delay Time ¹ POL is Enabled	ON/OFF pin is pulled high From $V_{IN}=V_{IN\ MIN}$ to $V_{OUT}=0.1*V_{OUT.SET}$		0.9		ms
Turn-On Delay Time ¹ POL is Disabled. $V_{IN}=12V$	From ON/OFF pin changing its state from low to high until $V_{OUT}=0.1*V_{OUT.SET}$		0.5		ms
Rise Time ¹ $C_{OUT}=0\ \mu F$, Resistive Load	From $V_{OUT}=0.1*V_{OUT.SET}$ to $V_{OUT}=0.9*V_{OUT.SET}$		1.0		ms
Admissible Output Capacitance	$I_{OUT}=I_{OUT\ MAX}$, Resistive load, $ESR>1m\Omega$			2,800	μF

¹ Total start-up time is the sum of the turn-on delay time and the rise time

4.3 Protection Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Output Overcurrent Protection					
Type		Auto-Restart			
Inception Point		120	170	200	% I_{OUT}
Output Short Circuit Current (RMS value)	$V_{OUT}=3.3V$, $R_{OUT}<0.01\Omega$		5		A
Output Overvoltage Protection					
Type		Auto-Restart			
Threshold	$I_{OUT}=I_{OUT\ MAX}$, room temperature	112	115	118	% $V_{O.SET}$
Power Good Signal (PGOOD pin)					
Logic	V_{OUT} is inside the PG window V_{OUT} is outside the PG window		High Low		N/A
Low Output Voltage	$I_{SINK}=5mA$			0.35	VDC
High Output Voltage	$I_{SOURCE}=2mA$	2.4		6	VDC
Sink Current	PGOOD is low			10	mADC

4.4 Feature Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Enable (ON/OFF pin)					
ON/OFF Logic	Positive (enables the output when ON/OFF pin is open or pulled high)				N/A
ON/OFF High Input Voltage	POL is ON	2.4		5.5	VDC
ON/OFF High Input Current	POL is ON			1.0	mADC
ON/OFF Low Input Voltage	POL is OFF	-0.3		0.4	VDC
ON/OFF Low Input Current	POL is OFF			0.55	μADC
Remote Voltage Sense (+VS and -VS pins)					
Voltage Drop Compensation ¹				200	mV

¹ The output voltage measured directly between V_{out} and GND pins shall never exceed 5.1V

5. Typical Performance Characteristics

5.1 Efficiency Curves




Figure 1. Efficiency vs. Load. Vout=0.6V




Figure 3. Efficiency vs. Load. Vout=2.5




Figure 2. Efficiency vs. Load. Vout=1.2V




Figure 4. Efficiency vs. Load. Vout=3.3V




Figure 5. Efficiency vs. Load. Vout=5.0V

5.2 Turn-On Characteristics




Figure 6. Typical Start-Up Using Remote On/Off (Vo = 0.6Vdc, Io=20A). Ch1 – Vout, Ch2 – ON/OFF, Ch3 – Iout




Figure 7. Typical Start-Up Using Remote On/Off (Vo = 3.3 Vdc, Io=20A). Ch1 – Vout, Ch2 – ON/OFF, Ch3 – Iout




Figure 8. Typical Start-Up with application of Vin (Vo = 0.6Vdc, Io = 20A). Ch1 – Vout, Ch2 – Iout, Ch3 – Iout, Ch4 – Vin.




Figure 9. Typical Start-Up with application of Vin (Vo = 3.3Vdc, Io = 20A). Ch1 – Vout, Ch3 – Iout, Ch4 – Vin,




Figure 11. Transient Response to Dynamic Load Change from 50% to 100% of full load (Vin=12V, Vo=3.3Vdc). Ch3 – Iout. Scale=10A/div

5.3 Transient Response




Figure 10. Transient Response to Dynamic Load Change from 50% to 100% of full load (Vin=12V, Vo=0.6Vdc). Ch3 – Iout. Scale=10A/div




Figure 12. Transient Response to Dynamic Load Change from 50% to 100% of full load (Vin=12V, Vo=5.0Vdc). Ch3 – Iout. Scale=10A/div

5.4 Derating Curves




Figure 13. Derating Curves at Vo=0.9Vdc




Figure 16. Derating Curves at Vo=2.5Vdc




Figure 14. Derating Curves at Vo=1.2Vdc




Figure 17. Derating Curves at Vo=3.3Vdc




Figure 15. Derating Curves at Vo=1.8Vdc




Figure 18. Derating Curves at Vo=5.0Vdc

6. Application Information

6.1 Input and Output Impedance

The POL converter should be connected to the DC power source via low impedance. In many applications, the inductance associated with the distribution from the power source to the input of the converter can affect the stability of the converter. Internally, the converter includes 30µF (low ESR ceramics) of input capacitance which eliminates the need for external input capacitance. However, if the distribution of the input voltage to the POL converter contains high inductance, it is recommended to add a 47-100µF decoupling capacitor placed as close as possible to the converter input pins. A low-ESR tantalum or POS capacitor connected across the input pins help ensuring stability of the POL converter and reduce input ripple voltage.

The converter has been designed for stable operation with or without external capacitance. A 22µF ceramic output capacitor is recommended to improve output ripple and dynamic response.

It is important to keep low resistance and low inductance of PCB traces for connecting load to the output pins of the converter in order to maintain good load regulation.

6.2 Output Voltage Programming

The output voltage can be programmed from 0.59V to 5.1V by connecting an external resistor R_{TRIM} between TRIM pin (Pin 2) and SENSE- pin (Pin 8), as shown in Figure 19.




Figure 19. Programming Output Voltage With A Resistor

The trim resistor R_{TRIM} for a desired output voltage can be calculated using the following equation:

$$R_{TRIM} = \frac{1.182}{V_{OUT} - 0.591}, \text{ k}\Omega$$

where:

V_{OUT} = Desired (trimmed) value of output voltage V

R_{TRIM} = Required value of the trim resistor in kΩ

If the R_{TRIM} is not used, the output voltage of the POL converter will be 0.591V.

Note that the trim resistor tolerance directly affects the output voltage accuracy. It is recommended to use ±0.1% trim resistors to meet the output voltage setpoint accuracy specified in p. 4.2.

Table 1. Trim Resistor Values

V_{OUT} , V	Calculated R_{TRIM} , kΩ	Standard Value of 0.1% Resistor, kΩ
0.8	5.65	5.62
1.2	1.94	1.93
1.5	1.3	1.30
1.8	0.98	0.976
2.5	0.62	0.619
3.3	0.44	0.437
5.0	0.27	0.267

6.3 ON/OFF (Pin 5)

The ON/OFF pin is used to turn the power converter on or off remotely via a system signal. Internal impedance of ON/OFF pin to ground is typically 4.32kΩ. The ON/OFF signal is referenced to ground. The converter is ON when the ON/OFF pin is at a logic high (1V min) or left OPEN and OFF when the ON/OFF pin is at a logic low (0.4V max) or connected to GND. This model has internal pull-up resistor 30.1kΩ from ON/OFF pin to Vin.

The typical connections are shown in Figure 20.




Figure 20. Circuit Configuration For ON/OFF Function

6.4 Remote Sense (Pins 7 and 8)

The remote sense feature compensates for the voltage drop between the output pins of the POL converter and the load. The SENSE- (Pin 8) and SENSE+ (Pin 7) pins should be connected at the load or at the point where regulation is required (refer to Figure 21).

If remote sensing is not required, the SENSE pins must be connected to the VOUT and GND pins directly at the output of the POL converter.




Figure 21. Remote Sense Circuit Configuration

Because the sense leads carry minimal current, large traces on the end-user board are not required. The voltage sense traces should be located close to a ground plane to minimize system noise.

When using remote sense, the output voltage at the converter can be increased by up to 0.2V in order to maintain the required voltage at the load. However, the maximum output voltage measured directly between the VOUT and GND pins shall not exceed 5.0V. In addition, it is the user's responsibility to ensure the POL converter's actual output power always remains at or below the maximum allowable output power obtained from the derating curves.

6.5 Protections

6.5.1 Power Good (Pin 4)

Power Good pin (Pin 4) is an open drain output. The Power Good pin is high when the output voltage is within the regulation band. The Power Good pin is at logic low during start-up, undervoltage, overvoltage or overcurrent conditions, or when the POL converter is disabled via the ON/OFF signal.

6.5.2 Input Undervoltage Lockout

The POL converter will shut down when the input voltage drops below a predetermined voltage. It will start automatically when the input voltage exceeds the specified threshold.

6.5.3 Output Overcurrent Protection

The POL converter is protected against overcurrent and short circuit conditions. Upon sensing an overcurrent condition, the POL converter will enter hiccup mode of operation. Once the overload or short circuit condition is removed, the POL converter will automatically restart and Vout will return to its nominal value.

6.5.4 Output Overvoltage Protection

The POL converter is protected against overvoltage on the output. If the output voltage is higher than 115% of its nominal value set by the R_{TRIM} , the high side MOSFET will be immediately turned off and the low side MOSFET will be turned on. The POL converter will remain in the state until the output voltage reduces below 115% of its nominal value. At that point the POL converter will automatically restart.

7. Characterization

7.1 Ripple and Noise

The output voltage ripple and input reflected ripple current waveforms are measured using the test setup shown in Figure 22.




Figure 22. Test Setup For Measuring Input Reflected-Ripple Current And Output Voltage Ripple

8. Safety

The YEVO9T20-0 POL converters **do not provide isolation** from input to output. The input devices powering YEVO9T20-0 must provide relevant isolation requirements according to all IEC60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL60950 - CSA60950-00 and EN60950, although specific applications may have other or additional requirements.

The YEV09T20-0 POL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the “Input Fuse Selection for DC/DC converters” application note on www.power-one.com for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting a current of 1.5 times the value of the fuse without opening.

To comply with safety agencies’ requirements, a recognized fuse must be used in series with the input line. The fuse must not be placed in the grounded

input line. Abnormal and component failure tests were conducted with the POL input protected by a fast-acting 25A fuse. If a fuse rated greater than 25A is used, additional testing may be required.

The maximum DC voltage between any two pins is V_{in} under all operating conditions. In order for the output of the YEV09T20-0 POL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC60950 based standards, the input to the POL needs to be supplied by an isolated secondary source providing a SELV also.

9. Pin Assignments and Description

Pin Name	Pin Number	Pin Type	Buffer Type	Pin Description	Notes
VOUT	1	P		Output Voltage	
TRIM	2	I	A	Output Voltage Trim	Connect a high accuracy resistor between TRIM and GND pins to set the output voltage
GND	3	P		Power Ground	
PGOOD	4	I/O	PU	Power Good	Open drain pin indicating status of the output voltage
ON/OFF	5	I	PU	Enable	Pull high to turn ON the POL
VIN	6	P		Input Voltage	
SENSE+	7	I	A	Positive Voltage Sense	Connect to the positive point close to the load
SENSE-	8	I	A	Negative Voltage Sense	Connect to the negative point close to the load

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up

10. Mechanical Drawings




Figure 23. Mechanical Drawing




Figure 24. Recommended Footprint – Top View

Notes:

1. NUCLEAR AND MEDICAL APPLICATIONS - Power-One products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the express written consent of the respective divisional president of Power-One, Inc.
2. TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.